



**Calhoun: The NPS Institutional Archive** 

**DSpace Repository** 

Theses and Dissertations

1. Thesis and Dissertation Collection, all items

1979

## Development of a microprocessor-based instrument for static testing small rocket engines.

Barber, Arthur Houghton

Monterey, California. Naval Postgraduate School

http://hdl.handle.net/10945/18681

Downloaded from NPS Archive: Calhoun




Calhoun is the Naval Postgraduate School's public access digital repository for research materials and institutional publications created by the NPS community. Calhoun is named for Professor of Mathematics Guy K. Calhoun, NPS's first appointed -- and published -- scholarly author.

> Dudley Knox Library / Naval Postgraduate School 411 Dyer Road / 1 University Circle Monterey, California USA 93943

http://www.nps.edu/library

## DEVELOPMENT OF A MICROPROCESSOR-BASED INSTRUMENT FOR STATIC TESTING SMALL ROCKET ENGINES

Arthur Houghton Barber



# NAVAL POSTGRADUATE SCHOOL Monterey, California



### **THESIS**

DEVELOPMENT OF A MICROPROCESSOR-BASED INSTRUMENT FOR STATIC TESTING SMALL ROCKET ENGINES

bу

Arthur Houghton Barber, III

September 1979

Thesis Advisor:

M. L. Cotton

Approved for public release; distribution unlimited.



UNCLASSIFIED

REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
I. REPORT NUMBER 2. GOVT ACCES	SION NO. 3. RECIPIENT'S CATALOG NUMBER
Development of a Microprocessor-Bas Instrument for Static Testing Small	September 1979
Rocket Engines	6. PERFORMING ORG. REPORT NUMBER
Arthur Houghton Barber, III	6. CONTRACT OR GRANT NUMBER(e)
Naval Postgraduate School Monterey, California 93940	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT HUMBERS
11. CONTROLLING OFFICE NAME AND ADDRESS	12. REPORT DATE
Naval Postgraduate School Monterey, California 93940	September 1979 13. NUMBER OF PAGES
MONITORING AGENCY NAME & ADDRESS(If different from Controlling	Office) 18. SECURITY CLASS. (of this report)
Naval Postgraduate School Monterey, California 93940	Unclassified
Monterey, Carriornia 93940	180. DECLASSIFICATION/DOWNGRADING SCHEDULE

Approved for public release; distribution unlimited.

- 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)
- IS. SUPPLEMENTARY NOTES
- 19. KEY WORDS (Continue on reverse side if necessary and identify by block number)

Solid rocket testing Static test stand Pyrotechnics testing

Microprocessor Instrument Rocket engine testing


20. ABSTRACT (Continue on reverse side il necessary and identify by block number)

A microprocessor-based instrument was developed for static testing solid-fuel rocket engines having peak thrusts of 130 Newtons or less and total impulses of up to 100 Newton-seconds. It measured peak thrust, total impulse, burn time, pyrotechnic delay time, and maximum casing external temperature, all to relative accuracies of two percent of the smallest expected values. This corresponds to better than 0.1 percent of

DD , ORM 1473 (Page 1)

EDITION OF ! NOV 68 IS OBSOLETE 5/N 0102-014-6601 |

UNCLASSIFIED



SECURITY CLASSIFICATION OF THIS PAGETWOON Date Entered

full scale. The instrument was designed for minimum parts cost and for portable operation from two twelve-volt batteries. It may be easily modified to test engines with five to ten times greater thrusts and total impulses.



Approved for public release; distribution unlimited.

Development of a Microprocessor-Based Instrument for Static Testing Small Rocket Engines

by

Arthur Houghton Barber, III Lieutenant, United States Navy B.S., MIT, 1973

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN ELECTRICAL ENGINEERING

from the

NAVAL POSTGRADUATE SCHOOL September 1979 Thesis B2165 C1

.

#### **ABSTRACT**

A microprocessor-based instrument was developed for static testing solid-fuel rocket engines having peak thrusts of 130 Newtons or less and total impulses of up to 100 Newton-seconds. It measured peak thrust, total impulse, burn time, pyrotechnic delay time, and maximum casing external temperature, all to relative accuracies of two percent of the smallest expected values. This corresponds to better than 0.1 percent of full-scale. The instrument was designed for minimum parts cost and for portable operation from two twelve-volt batteries. It may be easily modified to test engines with five to ten times greater thrusts and total impulses.



#### TABLE OF CONTENTS

I.	INT	roduction	- <b>-</b> 9
II.	DES	SIGN REQUIREMENTS	12
	Α.	INPUT CHARACTERISTICS	12
	В.	CONSTRAINTS ON PARTS SELECTION	15
	С.	ACCURACY REQUIREMENTS	18
	D.	NOISE MINIMIZATION	20
III.	TRA	ANSDUCER AND ANALOG SYSTEM	23
	Α.	THRUST TRANSDUCER DESIGN	23
	В.	AMPLIFIER AND FILTER DESIGN	30
	С.	TEMPERATURE TRANSDUCER DESIGN	35
IV.	DIC	GITAL SYSTEM HARDWARE	43
	Α.	INTERFACE CIRCUITRY	43
	В.	MICROPROCESSOR AND MEMORY SYSTEMS	48
	С.	INPUT/OUTPUT CIRCUITRY	54
V.	SYS	STEM SOFTWARE	60
	Α.	STRUCTURE AND GENERAL FEATURES	60
	В.	SOFTWARE A/D CONVERSION	65
	С.	MAIN OPERATING PROGRAM	67
	D.	SUBROUTINES AND MINOR PROGRAMS	75
VI.	CON	NCLUSION	79
APPENI	DIX	A. CIRCUIT SCHEMATICS	81
APPENI	XIC	B. INSTRUMENT OPERATING INSTRUCTIONS	88
COMPU	ΓER	PROGRAM	90



LIST OF R	REFERENCES	1	03
THITTAL D	TETPIBLITION	LIST1	0.4



#### LIST OF TABLES

I.	Characteristics of Design Inputs to System12
II.	Characteristics of Transducer Beams with Center Mass29
III.	Amplifier Performance for Gain of 1000 33
IV.	System Memory Map51
V.	Decoding of LED/Comparator Select Lines 57
VI.	Decoding of Data Routing Control Lines58
VII.	Functions of Input Keys61



#### LIST OF FIGURES

1.	System Block Diagram	- 11
2.	Example Shapes of Thrust-time Inputs	- 13
3.	Thrust Transducer	- 26
4.	General Thermocouple Circuit Characteristics	- 39
5.	Four-bit Straight-binary Successive Approximation A/D Conversion	- 68
6.	Flowchart of Main Operating Program	- 70
7.	Thrust Transducer Amplifier and Filter Circuit	- 81
8.	Thermocouple Amplifier and Filter Circuit	- 82
9.	Thermocouple Compensation and Peak Detection Circuit	- 83
0.	Digital Interface Circuit	- 84
1.	Microprocessor and its Support Circuitry	- 85
2.	Memory System	- 86
3.	Digital Input/Output Circuit	- 87



#### I. INTRODUCTION

The object of this thesis effort was to develop a minimum-cost, field-transportable instrument for static testing small solid-fuel rocket engines and accurately measuring several of their performance parameters. The system was specifically tailored to test model rocket engines for compliance with various state and Federal safety requirements and international standards for use in record attempts. For these purposes, measurements of total impulse, peak thrust, thrust duration, pyrotechnic delay duration, and casing external temperature were required, all to an accuracy of two percent of the peak value in each test. This instrument could be used with little modification to test any type of rocket engine having a thrust of 150 pounds or less and a total impulse of less than 200 pound-seconds.

The various parameters of interest here could certainly all have been measured with purely analog electronics. This could, for example, have been done by use of a multi-channel fast-response chart recorder. Such a recorder is very expensive and not easily portable, and its accuracy depends on proper selection of the scales to be used, which requires some advance knowledge of the performance expected from the test item. A microprocessor-based digital system has none of these disadvantages, and this is why the more complex digital design was used.



At the expense of some complexity in software, the system developed for this thesis delivered the required accuracy without advance scale selection when used to test a wide variety of rocket engines. In order to minimize parts costs, the system was developed as a single-purpose instrument rather than as an adaptation of an existing microcomputer.

The instrument consisted of a mechanical force transducer and a thermocouple temperature sensor, followed by analog amplifying and filtering circuits and a digital processing system. This microprocessor digital system performed analog-to-digital conversion, detection or computation of the values of the five parameters of interest, storage of the digital data representing thrust-vs.-time history, and display (under operator control) of the measured data. Figure 1 shows the relationship among the various components of the system.






Figure 1. System block diagram.



#### II. DESIGN REQUIREMENTS

#### A. INPUT CHARACTERISTICS

The engines which this system was designed to test come in a wide variety of powers, sizes, and durations, and have many different variations of thrust with time. Information on the general values of these parameters is not always available before a test, and even if it is not the parameters must be measured to an accuracy of two percent of their value. Consequently, this system was designed to have a maximum error of roughly two percent of the smallest value expected for each parameter. This gave it a performance on larger engines much better than the minimum requirements. The range of variation of each parameter which was used in establishing the design is given in Table I. Some typical shapes for the variations of thrust with time are given in Figure 2.

TABLE I

CHARACTERISTICS OF DESIGN INPUTS TO SYSTEM

Parameter	Units	Expected Minimum	Values Maximum
Peak Thrust	Newtons	6.0	130.0
Average Thrust	Newtons	2.0	75.0
Total Impulse	Newton-seconds	0.50	99.99
Thrust Duration	seconds	0.20	9.50
Delay Duration	seconds	0.00	15.00
Casing Temperature	degrees C	25.0	250.0






Figure 2. Example shapes of thrust-time inputs.



Model rocket engines include a small gas-generating charge for activation of recovery systems, which may go off from 0 to 15 seconds after the propellant has burned out.

The "thrust" spike which this produces on a test stand must not be considered when computing total impulse or peak thrust. With some types of engines there is an igniter-produced "thrust" spike prior to actual propellant ignition, and this must be ignored when computing thrust duration and total impulse. The system software had to be designed to perform both of these tasks.

A major consideration in the design of a digital data-collection system is the choice of a sampling rate. This rate must be at least twice the highest frequency component in the analog signal being sampled to avoid aliasing. The sampling rate has a great effect on the amount of memory required to store the samples and on the technique and hardware used in analog-to-digital conversion. Consequently, its selection was the first step in the design of the digital portion of this system. The natural frequency of the mechanical transducer used in this system was about 500 Hz, permitting sampling rates of up to 1000 Hz.

In order to determine the minimum acceptable sampling rate, the thrust transducer (described later) was built and was connected to an amplifier circuit and a variable-frequency four-pole low-pass filter. The direct output of the amplifier was connected to one channel of a Honeywell 906C



Visicorder recording oscillograph, and the filtered output was connected to a second channel. The recorder had flat frequency response to beyond 1000 Hz, and hence did not affect the results in this test. Various engines were fired in the transducer, and the recorder outputs before and after the filter were compared visually. The filter was set at various values from 500 Hz to 200 Hz. No significant change in the shape of the output by filtering was detected for any engine at any filter setting. Clearly the engine thrust variation contained no important information above 200 Hz and could safely be low-pass filtered at this value. A sampling rate of 500 Hz was chosen.

Casing temperature changes much more slowly than the other parameters measured by this system. Typically, it does not begin to rise until after the propellant has burned out, and does not reach its peak value until 30 to 70 seconds later. The sampling rate required for this parameter is not easily compatible with the high rate required for thrust sampling, so an analog peak detection circuit was used to hold the voltage corresponding to peak temperature for later one-time sampling by the digital system.

#### B. CONSTRAINTS ON PARTS SELECTION

This system was designed to be field-portable, that is, operable from a pair of batteries connected to provide +12 V and -12 V with no more than one ampere of current drain on either battery. In addition, it was desired to minimize



the total parts cost even if this required a modest increase in software complexity and in hardware assembly time.

The voltage requirements posed no great difficulty, except in the selection of the analog-to-digital conversion hardware. Most A/D and D/A converters with the speed and number of bits required use either a +15V or a -15V power supply, or both. A suitable and inexpensive D/A converter was eventually obtained from Burr-Brown Research.

The current requirements dictated that Schottky low-power transistor-transistor logic (LS-TTL) be used in place of standard TTL in the digital circuit. CMOS logic was not used because of its incompatibility with many of the microprocessor system and other major special-purpose chips. The difference in price and speed between LS-TTL and standard TTL was too small to outweigh the major differences in current consumption. Current requirements also determined the choice of a liquid crystal display (LCD) for output rather than lightemitting diodes (LED). Although an LED display would have been substantially cheaper (\$9. versus \$20.) and slightly less complex, a four-digit display of reasonable size would have drawn at least 0.5 ampere and would have been unreadable in sunlight during field use. The reflective LCD that was chosen uses less than three milliamperes and is not affected by sunlight.

There were three major constraints on the selection of the microprocessor: cost, development system support, and complexity. Performance was not a major issue, since this



application was neither exceptionally fast nor dependent on large arithmetic computations. Nearly any eight-bit microprocessor would have had adequate performance. At the time that this project was undertaken, microprocessor development system (MDS) support was available at the Naval Postgraduate School for only three CPU chips: the Intel 8080A, the Zilog Z-80, and the Motorola 6800. Because of the complexity of the software required for this project, selection of a CPU not supported by a sophisticated MDS would have been unwise.

The features required from the microprocessor system were: 1) 13 or more I/O ports; 2) a programmable timer; and 3) 128 x 8 or more of static RAM (memory) for scratchpad and stack use. It was determined that such a system using the 2-80 would have used five chips and cost about \$55., while one using the 8080A would have used six chips and also cost \$55. A system using the 6802 (almost pin-for-pin compatible with the 6800) could be assembled with two chips for \$48., and this design was selected.

Parts cost was also a factor in the design of the analog amplifier section of this system, and in the selection of the analog-to-digital conversion technique. In both cases, single modules existed which would have met all of the performance requirements. Instead of a monolithic instrumentation amplifier for \$17., a set of three operational amplifiers (total parts cost \$5.) was used for each transducer. Rather than a fast monolithic 12-bit A/D converter module costing \$85., a good 12-bit D/A converter and a comparator were used



(parts cost \$30.) with idle microprocessor computing capacity being employed to generate successive approximation A/D logic. In both cases, the result was a system which met every performance requirement. The amount of effort expended in wiring and in software development to achieve this, however, was so great that the savings in parts cost was not justified.

Design of the RAM system for storing the thrust data from the analog-to-digital conversion was a final major area where cost and current requirements determined the design.

A 16K x 4 or 8K x 8 memory was required. A static memory of this size using the most economical memory chips available would have cost about \$100. and consumed one ampere. The dynamic memory that was chosen cost \$55. and consumed 0.15 ampere. Once again, these savings were realized at the expense of added software complexity.

# C. ACCURACY REQUIREMENTS

Once the magnitudes of the expected inputs were defined, it was possible to calculate the accuracy required of the system as a fraction of full-scale values, and thus the number of bits of analog/digital conversion required.

The accuracy needed in peak thrust measurement was two percent of the minimum expected peak thrust (6.0 N), or 0.12 Newtons. Full-scale was 130 N, so on this basis the least significant bit in A/D conversion had to represent one part in 130/0.12 = 1083. This is 10.1-bit accuracy.



Total impulse is simply the integral (digitally, the sum) of thrust with time, so its error is just the error in thrust multiplied by the duration of the thrust. A small thrust error in a long-burning engine can add up to a large total impulse error. However, if the thrust during this time is much larger than the error, the total impulse error will be only a small percentage. The error effect here depends on the average thrust of the engine. If thrust is measured to an accuracy of two percent of the minimum expected average thrust, then assuming no timer or arithmetic errors the total impulse error can never exceed two percent. ring back to Table I, 2 percent of 2.0 N is 0.04 Newtons. This is the accuracy of thrust measurement that must be achieved to guarantee accuracy of total impulse to two percent of its minimum expected value, or,  $.02 \times .50 = .01 \text{ N-sec}$ . As a fraction of peak expected thrust, this requirement is 130/.04 - 3250, or 11.7-bit accuracy. This more stringent requirement supersedes the 10.1 bits needed for peak thrust. A 12-bit conversion was chosen for thrust measurement.

For the temperature system, the maximum acceptable error was 3°C. There were nonlinearities and errors in the sensor itself (discussed later) which could introduce at least 2°C of error, so it was desired to hold A/D quantization error to 1°C or less. Since the maximum value was 250°C, this was one part in 250, or eight bits. For this system, only half of the -5V to +5V range of the A/D conversion input was used,



so relative to the full range nine bits of accuracy were required. Actually, the same twelve-bit system was used here as was used for thrust, and the last three bits were ignored.

Event duration timing in this system was done with a programmable timer driven by the system clock, which was crystal-controlled. The only error here was the 0.002-second quantization error, this being the interval between timer-produced interrupts. This was negligible.

### D. NOISE MINIMIZATION

The system developed in this project was intended to be a highly accurate instrument. The accuracy requirements placed on it were such that its analog portion had to be capable of resolving microvolt signals from the transducers, and its digital portion had to have less than one-half bit of error in a 12-bit A/D conversion. This meant that careful attention had to be paid to noise minimization from the beginning of the design process. Reference 1 was a particularly useful source of design techniques for noise reduction. The design goal was a true-RMS noise voltage output of no more than 1/4 of the least significant bit value. For the thrust system, this was 0.6 millivolts. For the temperature system, it was 4.8 millivolts.

The ground system of the transducer and analog portion of the instrument was designed before the rest of the circuit.

The entire instrument was built inside a covered metal chassis



to shield the circuits from external electric fields. This chassis was connected at only a single point to the other parts of the instrument's ground system. Ground conductors to all of the elements of the analog system were run from this central grounding point, with no more than two circuit elements being connected in series on the same conductor. This kept noise voltage from being induced in the ground of one element by the return current from another element flowing through the resistance of a shared ground wire.

Within all of the high-gain first-stage amplifier circuits, metal film one percent resistors were used to minimize thermal noise and drift. In addition to their anti-aliasing function, the low-pass filters at the outputs of the transducer amplifiers were used to eliminate high-frequency noise.

The cables between the circuit chassis and the transducers were twisted-pair conductors with braided metal shields. The shields were not used as signal conductors or grounds. They were isolated from system ground at the transducer end and connected to it at the chassis end, inside the chassis. When connected in this manner, the shields minimized noise coupling into the signal conductors from both ground loops and external electric fields.

The external +12V and -12V power supply inputs were bypassed to system ground with several parallel capacitors ranging from 10 microfarad electrolytic to .001 microfarad ceramic, to attenuate power supply noise over a wide frequency range. Within the system, separate heavily-bypassed



+5V and -5V power supplies were used for the digital and analog systems to prevent TTL switching noise from coupling into the analog elements.

In the digital portion of the instrument, a copper-clad circuit board was used to provide a good ground plane, which was connected to the system ground at one point with a large, flat conductor. Flat metal strips were used as digital power buses to provide maximum capacitive coupling to the ground plane, and hence minimum characteristic impedance  $Z_0 = \sqrt{L/C}$ . These buses were also bypassed to ground with large capacitors. The power leads of the TTL chips were all bypassed to ground with .015 microfarad capacitors to provide current for switching. Each TTL chip was connected to a power bus through its own unshared conductor.



# III. TRANSDUCER AND ANALOG SYSTEMS

### A. THRUST TRANSDUCER DESIGN

The key step in the design of this instrument system was the selection of a technique for converting rocket engine thrust to an electrical signal. Each of the many types of device that are used as force-to-signal transducers has different requirements for output processing circuitry, so the design of this circuitry must await selection of the transducer. The transducer for this system had to meet the following requirements:

- 1) sufficient output to permit the .04 N minimum detectable thrust element to be converted to one bit in a 12-bit, 10-volt A/D conversion (2.44 millivolts) using an amplifier gain of no more than 1000,
- 2) ability to survive a force of 260 Newtons in case of an engine malfunction (explosion) during a test,
- 3) natural frequency of not less than 500 Hz with a 45-gram engine in place, to guarantee that transducer frequency response effects would not obscure the performance of engines under test,
- ability to withstand prolonged exposure to corrosive engine exhaust gases;
- 5) low power consumption and minimum cost.

Although a wide variety of techniques are available for force transduction, relatively few of them could meet the frequency response and dynamic range requirements of this system. The high cost of suitable commercially-available units made it desirable to use a transducer that could be



built locally. Most such transducers contain a mechanical element which is deflected by the force, with this displacement leading to a change in the resistance, capacitance, or inductance of some attached device or to the deflection of a light beam. Of these techniques, strain gauges (which change resistance) are the least complex and the cheapest. It was decided to try these first.

Many commercial and laboratory force-sensing systems are based on strain gauges, so the techniques for their use are well developed. These gauges are extremely thin grids of copper or constantan which are adhesively bonded to a surface. As the surface deforms under the application of a stress, the gauge metal deforms and changes resistance. The fractional change in resistance, and hence in the output, is proportional to the mechanical strain,  $\Delta R/R = g\epsilon$ , where g is the gauge factor of the strain gauge (usually approximately 2.1) and  $\varepsilon$  is the fractional elongation of the material, or the strain,  $\varepsilon = \Delta 1/1$ . As long as the thermal expansion coefficient of the gauge material is matched to that of the surface to which it is applied, thermal gradients will have little effect on gauge accuracy. By arranging two or four gauges on the test item so that equal numbers are in tension and compression, and by wiring them in a Wheatstone bridge arrangement, the electrical output of the gauges is maximized and thermal expansion errors are further reduced. This is discussed in detail in Ref. 2.



The mechanical element to which the gauges are bonded totally determines the linearity, magnitude, and frequency response of their output. The shapes that can be used for this element include rings, tubes, rods, octagons, and cantilevers. The rectangular cross-section cantilever is the easiest to analyze and fabricate, so it was the first choice. Cantilevers may be rigidly supported either on just one end (clamped-free) or on both (clamped-clamped). Both types were examined, and the clamped-clamped design was chosen because it had a higher natural frequency for a given level of strain output.

The equation for the stress in a cantilever as a function of its dimensions and material properties and the force F applied at its center was obtained from Ref. 3. Of particular importance is the linear relationship between input (force) and output.

$$\sigma = \frac{3F1}{4bh}$$

The dimensions 1, b, and h are illustrated in Figure 3.

Equations were also required which predicted the natural frequency of the beam, since this was a major design parameter. These are given in handbooks such as Ref. 3 only for beams without attached masses, whereas the transducer beam had an engine holder and engine in its center. An approximate solution was developed from the known no-mass natural frequency formula and from the general principle that






Figure 3. Thrust transducer.



natural frequency  $\omega_n$  is related to a beam's distributed mass  $m_b$  and spring constant K by:

$$\omega_n = \sqrt{\frac{K}{\alpha m_b}}$$
 ,  $m_b = \rho b h 1$ ,  $K = \frac{16 E b h^3}{1^3}$ 

where  $\alpha$  is a constant. The exact equation for the fundamental frequency of an unloaded clamped-clamped cantilever was obtained from Ref. 3 as:

$$\omega_{n} = \frac{127.6h}{1^{2}} \sqrt{\frac{E}{\rho}}$$

All units are pounds and inches. E is Young's modulus for the material used and  $\rho$  is its density.

These equations were set equal, and the value of  $\alpha$  was found to be  $\alpha$  = .0009827. It was then assumed that when a point mass m<sub>C</sub> was added at the center of the beam, the natural frequency would become:

$$\omega'_n = \sqrt{\frac{K}{\alpha m_b + m_c}}$$

By examining the equations for stress and natural frequency together, it is apparent that tradeoffs are required in getting both the desired strain  $\varepsilon = \sigma/E$  and natural frequency  $\omega'_n$ . Increasing Young's modulus by choice of the beam material will increase  $\omega'_n$  and reduce  $\varepsilon$ . Increasing beam length 1 will increase  $\varepsilon$  but sharply reduce  $\omega'_n$ . Increasing beam thickness h will increase  $\omega'_n$  but



sharply reduce  $\epsilon$ . Increasing beam width b will reduce  $\epsilon$  and not affect  $\omega'_n$ . In general, high strain  $\epsilon$  means low natural frequency  $\omega'_n$ .

Clearly, a minimum width and length beam was desired. However, enough width had to be provided to permit strong bolt attachment to supports at the ends. Also, enough length had to be allowed for development of a reasonable strain at the strain gauges, whose centers could be no closer than about 0.25" to the ends of the beam. A width b = 0.5" and a length 1 = 4.5" were selected on this basis. Using four strain gauges in a Wheatstone bridge with two in tension and two in compression, the output is:

$$\frac{\Delta V}{V_0} = \frac{\Delta R}{R} = g\epsilon = g\frac{\sigma}{E} = \frac{3Fg1}{4Ebh^2}$$

In order to avoid excessive current drain and reduced gauge lifetime from heating, it was decided to limit the DC bias voltage applied to the bridge to  $V_0$  = 12V. Assuming that an amplifier with gain G = 1000 was to be used on the bridge output, values of thickness h were found for various materials which gave the design condition of  $G\Delta V$  = 2.44 millivolts for F = 0.04N = 0.009 pounds.

$$\Delta V = \frac{3FV_0Gg1}{4Ebh^2} = \frac{1530.9}{Eh^2} = .00244$$

Only standard thicknesses (1/8", 3/16", etc.) were considered. Each design was then checked to ensure that the stress was



below the yield stress of the material for F = 260 N, and the natural frequency was calculated for a mass  $m_{\rm C}$  = 60 grams at the center of the beam. The results are summarized in Table II.

TABLE II

CHARACTERISTICS OF TRANSDUCER BEAMS WITH CENTER MASS

Material	Yield Stress psi	E psi	$1b/in^3$	Thickness in	Frequency Hz
Aluminum (7075-T6)	67,000	$10.4 \times 10^6$	.101	.1875	630
				.250	953
Steel (C1020)	48,000	$30.0 \times 10^6$	.272	.125	559
Magnesium (AZ31B)	24,000	$6.5 \times 10^6$	.064	.250	773
Titanium (Alloy 10	5) 160,000	$16.8 \times 10^6$	.164	.1875	775

Although magnesium and titanium beams both were highly desirable because of their natural frequency, it was impossible to obtain a supply of either material. The final design used 0.1875" thick 7075-T6 aluminum, this thickness being chosen rather than 0.25" despite its lower natural frequency to ensure adequate sensitivity. The construction of the transducer is shown in Figure 3. Four Micro-Measurements EA-13-125BB constantan foil strain gauges were used, one on each side of the beam at each end, as close as possible to the clamping points to maximize the strain they saw. The beam could withstand an applied force of 1500 N (350 pounds) before yielding.



After the beam was built, a 48-gram mass was placed in the 12-gram engine holder to give  $m_{\rm c}$  = 60 grams, and the holder was tapped with a hammer. The output (after amplification) was observed on an oscilloscope to measure the natural frequency, which is approximately the frequency of the oscillatory response to this "impulse" input. This frequency was 526 Hz, or 83% of the predicted 630 Hz.

As a final test of the beam transducer, it was loaded with varying amounts of calibration weights (up to 18 pounds) and its amplified DC voltage output was measured for each weight. This output was exactly linearly related to the input force.

### B. AMPLIFIER AND FILTER DESIGN

The output signal from the transducer strain gauge bridge was a very small voltage--on the order of microvolts normally--superimposed on a 6 VDC common-mode voltage. The analog-to-digital conversion system could handle inputs over the range of -5V to +5V, so to take full advantage of its accuracy considerable amplification of the differential output across the bridge was necessary. The literature on instrumentation-type DC amplifiers [Refs. 4-6] recommends that gains of greater than 1000 be avoided, if possible. Since maximum gain was desirable to permit a high transducer natural frequency, the design problem was reduced to finding the most cost-effective 1000-gain DC amplifier.



There are many figures of merit used to judge the performance of an instrumentation-type amplifier. In this relatively high-gain, low-frequency application, the important ones were the following:

- 1) input impedance (Z<sub>in</sub>)
- 2) input noise voltage
- 3) common-mode rejection ratio (CMRR)
- 4) input offset voltage  $(V_{os})$
- 5) input offset current (i<sub>os</sub>)
- 6) input offset current and voltage thermal drift.

High input impedance was desired to minimize the current drawn by the amplifier from the transducer. This current could induce an error voltage in the resistance of the strain gauges. Input noise voltage is amplified by the gain of the amplifier and appears at the output, where no more than 0.6 millivolts (RMS) of noise could be tolerated. Assuming that the output was to be limited to a noise bandwidth of 250 Hz, then:

$$V_{n \text{ out}}(RMS) = \sqrt{Gain \cdot Bandwidth} \cdot G_{n} = V_{n \cdot in} \sqrt{Gain \cdot BW}$$

$$0.0006 = V_{n \cdot in} \sqrt{1000 \cdot 250}$$

$$V_{n \cdot in} \leq 1.2 \ \mu V / \sqrt{Hz}$$

Here  $G_n$  is input noise power spectral density. The maximum acceptable noise input voltage was 1.2 microvolts per  $\sqrt{\text{Hz}}$ .



Input offset voltage is the difference between inverting and non-inverting input voltages seen by the amplifier internally when both input terminals are grounded. When multiplied by the gain, it appears as an output DC voltage In order to avoid large output offsets, it was offset. desired that this input offset be no more than two milli-More important than the absolute value of this voltage was its variation with temperature. The lowest possible variation was desired, to avoid large drifts in output resulting from small short-term fluctuations in temperature inside the instrument circuit. Input offset current, when multiplied by the equivalent DC resistance of the circuit's inverting input and by the gain [Ref. 4], becomes an output offset voltage, so a minimum value and drift of this quantity was also desirable. As discussed in the calculations for noise input voltage, a gain-bandwidth product of at least 250,000 was required from the amplifier. Since an output voltage range of ten volts was needed, the slew rate S had to be [Ref. 4]:

$$S \ge 2\pi V_{out max}^F = .016 \text{ volt/}\mu\text{sec}$$

A high common-mode rejection ratio was desirable to minimize the effects on the amplifier of fluctuations in the DC offset of the transducer output.

Once the figures of merit for selection were established, manufacturers' data was consulted to find devices which met the performance requirements. Those which did so fell into



three categories: operational amplifiers with FET inputs; op amps with supergain bipolar transistor inputs; and monolithic instrumentation amplifiers. An amplifier system made from discrete op amps requires three of these devices, while monolithic amplifiers do the same job with a single (more expensive) chip.

Most of the acceptable op amps and amplifiers were extremely expensive and had long delivery times. On the basis of cost alone, the field was quickly narrowed to the National LM308A bipolar op amp (\$1.25) and the Analog Devices AD521J monolithic amplifier (\$13.). Performance figures for these two devices are summarized in Table III. The LM308A was selected because of its superior noise and offset voltage performance and because it gave a lower system parts cost, even though three chips plus ten resistors and capacitors were required for this approach compared to one chip and two resistors for the AD521J.

TABLE III

AMPLIFIER PERFORMANCE FOR GAIN OF 1000

Device	$\frac{Z_{ ext{in}}}{M\Omega}$	Output Noise mV	Bandwidth Hz	V <sub>os</sub> nV	V <sub>os</sub> Drift μV/°C	CMRR dB
LM308A	40	.02	600	0.73	2.0	110
AD521J	3000	1.20	6000	2.00	7.0	110



Once the device to be used was selected, design of the amplifier circuit was straightforward. A standard op amp circuit was selected from Ref. 5 and the appropriate values of resistances were calculated to deliver the required gain. The circuit is shown in Figure 7, Appendix A. This design had the advantage that its input impedance was virtually infinite. Since the inverting and non-inverting inputs go to separate op amps,  $Z_{in}$  is twice the impedance from one input to system ground. The circuit amplifies only differential input voltages,  $V_1$ - $V_2$ , not any common-mode voltage. The gain equation is:

$$A_V = \frac{V_0}{V_1 - V_2} = -(1 + \frac{2R_1}{R})(\frac{R_0}{R_2})$$

It was known that a low-pass filter with DC gain of 2.57 would be used on the output, so the instrumentation amplifier gain needed was 1000/2.57 = 389. Because of the limited selection of resistance values available, a theoretical gain of 40Z had to be used in the final design. Metal film 1% resistors with relatively low values of resistance were used for noise minimization, accuracy, and thermal stability.

The amplifier circuit was followed by a four-pole,

200-Hz Butterworth low-pass filter, which provided antialiasing for the 500 Hz A/D conversion sampling and attenuation of higher-frequency noise. This filter was designed,
using the techniques described in Ref. 7, as a cascaded pair



of two-pole active filters. The design DC gains of the two filter stages were 2.235 and 1.152. The filter was made using LM308 op amps, a less expensive version of the LM308A with higher voltage and current offsets. Carbon resistors were used. The precision components used in the instrumentation amplifier were not necessary here because of the low gain and high input voltage levels involved. Based on the measured values of the resistors actually used in this filter, its expected gain was 2.535, giving an overall DC gain for the amplifier system of 1019. The low-pass filter is also illustrated in Figure 7 of Appendix A.

Once the amplifier and filter were built, the system's gain and frequency response were measured by applying a variable frequency sinusoidal signal to the input through a 200:1 voltage divider and measuring the signal and output voltages with an AC voltmeter. An overall gain of 992 was measured, and the 6 dB rolloff point of the four-pole filter was 205 Hz. The strain gauge bridge was then connected through the shielded cable system, and a true-RMS voltmeter was used to measure the noise output voltage after the filter. This was 0.6 millivolt. All values were quite close to the desired performance.

## C. TEMPERATURE TRANSDUCER DESIGN

The requirement of measuring the surface temperature of a rocket engine casing to an accuracy of 3°C over the range 25-250°C demanded a second transducer system. There are



only two reasonably simple and accurate techniques for converting a surface temperature to a voltage signal: resistance thermometers (thermistors) and thermocouples. The procedures for using both are highly developed and their errors are well understood. Reference 8 contains a great deal of data on surface thermometry and was used extensively in the development of this transducer.

Most types of thermocouples and thermistors have outputs (voltages or fractional change in resistance, respectively) which are not linearly related to temperature, except over fairly narrow ranges. This makes their implementation in an accurate, wide-range digital system fairly difficult; the conversion from transducer signal to displayed temperature requires some sort of table look-up or a nonlinear conversion equation. The primary selection criterion for this transducer was linearity of output over a wide temperature range. All types of thermistors and thermocouples require analog processing circuitry of roughly equal complexity, and their accuracy and response times depend more on their size and the technique of installation than on inherent properties, so these factors were not considered in the selection.

The data for numerous commercial thermistors and the standard voltage-vs.-junction temperature tables [Ref. 9] for the popular combinations of thermocouple metals were examined for linearity over the desired temperature range. Of these, the chromel-alumel thermocouple was by far the



most nearly linear. It produces an average output of  $40.725~\mu\text{V/°C}$  over the range  $25\text{-}250^{\circ}\text{C}$ , with a maximum deviation from linearity of  $31.0~\mu\text{V}$  at  $120^{\circ}\text{C}$ . Thus, by assuming that its output and input were linearly related, a maximum error of less than one degree was introduced.

Since it was desired to make the A/D conversion of temperature nine bits with respect to a 10 V output range, the least significant bit (corresponding to one degree C) was  $10/2^9 = 19.531$  millivolts. This meant that the thermocouple output signal had to be amplified by  $19.531 \times 10^{-3}/40.725 \times 10^{-6} = 479.6$  before conversion. An op amp amplifier system identical in design to that on the thrust transducer was used, with a two-pole low-pass Butterworth filter. Since temperature was to be sampled only one time, anti-aliasing was not a major concern; the principal purpose of the filter was noise reduction and a less expensive one with only two poles was acceptable. The DC gain of a two-pole Butterworth filter is 1.586, so the design gain of the amplifier was 479.6/1.586 = 302.4.

The amplifier/filter circuit is shown in Appendix A,

Figure 8. Once it was built, its gain was tested in the same

manner as described for the thrust amplifier. A trimming

potentiometer was placed in parallel with one of the filter

resistors so that overall gain could be adjusted to achieve

exactly the required value of 479.6. This was necessary to

achieve the desired temperature accuracy. Once this was



done, the output noise after the filter was measured with the thermocouple and cabling connected, using a true-RMS voltmeter. The maximum acceptance noise was 4.8 millivolts; the measured value was 0.3 millivolts.

Thermocouples work on the principle that a junction between dissimilar metals produces a contact voltage which is related to temperature. This occurs at every such junction in a thermocouple system, not just at the sensor junction. Figure 4 shows the connection of a general thermocouple circuit. Each junction may be modeled as a voltage source whose value depends on the materials involved and on the temperature. If intermediate junctions  $J_3$  and  $J_4$  between the thermocouple wires and the copper conductors of the amplifier system are at the same temperature, then their voltages cancel. If reference junction  $J_2$  is not explicitly provided, then since  $J_3$  and  $J_4$  are invisible a virtual reference junction between materials A and B will exist at the amplifier leads, at their unknown temperature.

The input to the amplifier is proportional to the difference in temperature between sensor and reference junctions, not to the sensor temperature alone. Clearly, the reference junction temperature must be known very accurately. This is usually achieved by immersing it in an ice bath, but this was considered impractical for a field-portable system. An alternate solution is to add a system to the circuit which changes output voltage with temperature at exactly the same rate as the reference junction, but in the opposite direction






Figure 4. General thermocouple circuit characteristics.



so that the sum of the two voltages is a constant as ambient temperature varies. This technique was chosen, with the compensation being placed after the amplifier.

The compensation system used was a Yellow Springs Instrument Co. YSI 44202 precision thermistor network, whose output voltage was:

$$V_{out} = 0.805858 V_{in} - 0.0056846 V_{in} T_{T}$$

where  $T_T$  is the thermistor temperature. The amplified output of the thermocouple was:

$$V_{out} = 0.019531 T_S - 0.019531 T_R$$

where  $T_S$  is the sensor thermocouple temperature and  $T_R$  is the reference thermocouple temperature.

The thermistor network was connected to a  $V_{\rm in}$  = +5 VDC power supply, and was combined with the thermocouple system output and with a DC source in an op amp summing network. By appropriate choice of the fixed scaling resistors in this summer, these three signals were made to produce the sum:

$$V_{out} = -0.01953 T_S + 0.01953 T_R - 0.01953 T_T$$

The reference thermocouple and the thermistor were then placed close together in a remote section of the circuit chassis so that  $T_T = T_R$ , leaving the output voltage directly proportional to the sensor thermocouple temperature. This circuit was checked by immersing the sensor in an ice bath (0°C) and adjusting a trimmer potentiometer on the fixed input to the summer until the output was -0.40 V. The sensor



was then immersed in boiling water (100°C). The output was -2.35 V, as predicted. The response was quite rapid.

A non-inverting negative peak detector circuit [described in Ref. 4] was placed at the output of the summer to catch and hold the most negative output value, corresponding to the highest temperature. After some experimentation, it was found that a 25  $\mu$ F holding capacitor was required in this circuit to minimize the voltage droop from leakage through the op amp circuit during a 75-second hold time. For most rocket engines, the maximum casing temperature is not reached until 60 to 70 seconds after the start of a test and in these normal cases voltage droop during the remaining 5 to 15 seconds of the holding period was negligible with this capacitor. The compensation system and peak detector are shown in Appendix A, Figure 9.

Following the guidelines in Ref. 8 for minimizing the error in surface temperature measurement, the thermocouple sensor was made from small-diameter (28 AWG) wire. The chromel and alumel wires were soldered close together and parallel for more than 100 wire diameters on a very thin piece of brass shim stock 0.25" square. This piece was formed to the shape of the engine casing surface with the wires paralleling what were estimated to be isotherms, and was covered with insulation before being taped tightly to the surface in a test. No measurements of error were conducted, but despite the care taken in the design an error



of two degrees was the minimum that was expected. This was in addition to the one degree error from A/D conversion.



## IV. DIGITAL SYSTEM HARDWARE

## A. INTERFACE CIRCUITRY

The signals developed by the thrust and temperature transducers and their associated amplifier, filter, and compensation systems were analog voltages with well-determined characteristics. The primary processing and decision-making done by this instrument was done with digital logic on the digital representation of these signals. A sample-and-hold circuit, a digital-to-analog converter, and a group of comparators, collectively referred to here as the interface circuitry, was used to link the analog and digital systems. Reference 10 was particularly helpful in designing this circuitry.

There were two independent transducer analog signals in this system that required analog-to-digital conversion.

These conversions did not have to be simultaneous, and could have been done with two independent A/D converters, with one converter using multiplexed analog inputs, or with one converter using multiple inputs and outputs. The use of multiple A/D converters or even single monolithic A/D converters was rejected on the basis of parts cost. Multiplexing analog signals to the accuracy required by this system is quite difficult and was not considered desirable. Once the decision was made to use surplus microprocessor computing capacity



to perform A/D conversion with a D/A converter, it became possible to use the last method and put together a conversion system with multiple independent inputs and nonsimultaneous outputs.

The first step in designing the conversion system was selection of a D/A converter. Since only one converter was to be used for both transducers, the specifications were determined by the more demanding application, the thrust conversion. In this case, 12 bits of resolution with 11.7 bits of accuracy were required. This conversion could have taken as long as one millisecond or so; some part of the two-millisecond interval between conversions (500 Hz sampling rate) had to be left for the microprocessor to do other computation. With this amount of time available, the settling time of the D/A converter was not important. The accuracy requirement meant that the analog output of the converter could not deviate from a straight line between its minimum and maximum values by more than 30 percent of the least significant bit voltage, or 0.73 mV. This is called "0.3 LSB linearity."

The combination of 0.3 LSB linearity and operability from 12 V power supplies proved to be impossible to find among reasonably-priced 12-bit D/A converters. The linearity requirement was relaxed to 0.5 LSB, making one converter acceptable: the Burr-Brown DAC-80Z-CBI-V. This device had the additional advantages of being a monotonic converter



rather than a multiplying type, meaning that it did not require an external precision reference voltage, and of being a voltage rather than current output device, meaning that no external buffer op amps were required on its output. It used complementary binary input, with an all "0" digital input giving the most positive analog output and an all "1" input the most negative output. The converter could be connected to produce a variety of voltage output ranges; -5 V to +5 V was the one used. Gain and offset trimiing potentiometers were required to obtain exactly the correct output voltage range. The settling time was three microseconds.

The A/D conversion technique employed was successive approximation. This is commonly implemented in hardware in fast A/D converter chips, but it is quite susceptible to slower software implementation as well. Basically, the microprocessor was used to generate a 12-bit test digital value which was then sent to the DAC. The resulting analog output from the DAC was sent to one input of an analog comparator while the signal voltage being converted was held at the other input. The microprocessor then sampled the output of the comparator and modified the test value according to whether the output was a digital "1" or a digital "O", i.e., whether the test value was greater than the signal or less. The program to do this is described in Chapter V. Twelve such successive tests are needed to perform a 12-bit conversion, requiring about 700 microseconds with the program used in this system.



Multiple independent outputs were obtained by sending the DAC output voltage in parallel to several comparators, with the second inputs to each comparator going to different analog signals. The microprocessor selected the output of one comparator for monitoring at the beginning of each conversion by sending the appropriate digital select code to a gated R-S flip-flop. The R output of this flip-flop caused the thrust comparator output to be transmitted through an AND-OR-INVERT circuit to the microprocessor input port, and blocked the temperature comparator output. The S output did the reverse.

The accuracy of the A/D conversion scheme was measured by applying DC voltages to a comparator input and recording the digital output of the system, then converting this digital value back to its analog equivalent. The difference between the actual voltage and its analog equivalent was the error. Over the full ±5V range of inputs, the standard deviation of error was 5 mV. This corresponds to 11 bits of actual delivered accuracy. While less than the desired 11.7 bits, this was considered still acceptable. The basic reason for this inaccuracy was the width of the comparators' switching transition.

The comparators were LM308 op amps operated open-loop and connected to  $\pm$ 5 V power supplies. These devices have an open-loop gain of 3 x  $10^5$ . This means that their output voltage is greater than the difference between their inverting and non-inverting input voltages by this factor, up to



the limiting point where the output equals a power supply voltage. The output will thus swing over its full range of ten volts in response to a change of  $10/3 \times 10^5 = 0.33 \text{ mV}$  in the differential input voltage. Since these comparators were connected to TTL-compatible circuitry, a feedback diode was added to limit the negative output to -0.3 V. The slope of this diode's forward-bias characteristic caused a broadening of the comparator's transition region between output levels. These comparators were connected with the non-inverting input grounded through a resistor and the inverting input connected to the two voltages being compared through identical resistors. This is equivalent to connecting each input to one of the voltages, and it eliminates the error effects of offset currents, as discussed in Ref. 4. The switching time of the comparator was about ten microseconds.

Successive approximation A/D conversion is extremely dependent on having the voltage under conversion held constant to within one or two LSB throughout the process. If this is not done, gross errors may result. This was not a problem with the slowly-changing peak detector output from the temperature transducer, but the thrust transducer voltage could change so rapidly that a sample-and-hold circuit was necessary between it and the A/D conversion system. What was required was a sample-and-hold having less than one LSB (2.44 mV) droop during the two-millisecond interval between thrust voltage samples, and having acquisition and settling times of a few microseconds or less. A Datel SHM-LM-2 was



available and met all of these requirements, so it was used. With a 1000 pF holding capacitor, this device had an acquisition time of six microseconds (to 0.01%), a settling time of 0.8 microseconds, and a droop of 0.1 mV in 2 milliseconds. A polystyrene holding capacitor was used to minimize errors due to dielectric absorption.

The interface circuitry is illustrated in Appendix A, Figure 10.

## B. MICROPROCESSOR AND MEMORY SYSTEMS

The key elements of the digital portion of this system were the Motorola 6802 microprocessor and the MOS Technology 6530-002 input/output/timer chip. The remaining major elements of the digital system provided either memory or input/output support for these two devices.

The 6802 is an eight-bit microprocessor with an address space of 64K bytes (16 address lines), an on-chip RAM memory of 128 bytes, and an on-chip clock oscillator which permits clock rates of up to one megahertz, depending on the value of an external crystal. It has the same instruction set as the Motorola 6800 and is almost pin-for-pin compatible with it. It requires only a +5V power supply. The microprocessor and its supporting circuitry is shown in Appendix A, Figure 11.

Proper operation of the 6802 was found to depend on close adherence to the correct power-up sequence. The RESET input had to be held below 0.8 V for at least 20 milliseconds after



the chip's V<sub>CC</sub> power supply went above 4.75 V, and then had to transition sharply and without oscillation to +5 V. This was accomplished with a comparator circuit identical to those described in the previous section of this chapter. A constant -2.5 V was obtained from a resistive voltage divider connected to the analog circuit -5 V supply and applied to one comparator input, while the second input was obtained from a series RC circuit connected between the digital +5 V supply and ground. This circuit took 30 milliseconds to charge to +2.5 V after digital power was turned on, at which point the comparator output went high, setting the 6802 RESET.

The 6530 is a multipurpose microprocessor support chip. It has 64 bytes of RAM and 1024 bytes of mask-programmed ROM (neither of which were used in this system), and a programmable timer. It also has 16 input/output ports, arranged in two groups of eight called peripheral registers A and B (PA and PB). Each individual port of each register may be set up as a direct input or as a latched output by writing a "O" or a "1", respectively, to the corresponding bit of two registers called data direction registers A and B (PAD and PBD). Each of these four registers has a unique address derived from the chip's ten address lines and two chip select lines. Three of the I/O ports (PB5-7) were used as chip selects or as interrupt outputs, leaving 13 ports available for this system.

The 6530's timer is a series of eight registers located at adjacent addresses. The timer counts down for a number



of clock cycles equal to 1, 8, 64, or 1024 times the 8-bit value loaded in the appropriate register, and can generate an interrupt on the IRQ pin (PB7) when the count reaches It was used in this system to provide a master eventzero. timing reference by generating a non-maskable interrupt (NMI) to the microprocessor every two milliseconds. This 6530 IRQ pin was connected to the NMI input of the 6802 through a one-shot set to provide a five-microsecond low pulse. Considerable difficulty was experienced when interrupts were applied to the microprocessor directly rather than through a short-pulse one-shot. The 6802 would often execute the register-stacking operations of its built-in interrupt service routine, reach the first step of the software interrupt service program and then repeat the register stacking if the interrupt was still set. If the interrupt source was a type that remained set until cleared by a command in the service program, the 6802 remained locked in this cycle indefinitely.

The 6802 and 6530 are designed to drive a maximum of one TTL unit load on each pin. Those 6530 I/O pins which were used for output, and several of the 6802 address and control signal pins, had to be connected to larger loads than this. These pins were buffered with 74LS367 non-inverting buffers to increase their drive capacity to five unit loads.

The program memory for this system was quite simple.

The 128 bytes of RAM which were built into the 6802 were used for stack and for program working storage. This RAM was located on "page zero" of the microprocessor's address space,



at addresses 0000-007F. The overall map for all of this system's memory, and for the various memory-mapped I/O and timer registers, is presented in Table IV. The operating program was stored in two 2708 UV-erasible programmable read-only memory (EPROM) chips, each having a capacity of 1024 8-bit bytes. These were wired to be at the top of the address space, at F800-FFFF. Their requirement for +12 V, +5V, and -5 V power supplies was not a problem since these voltages were already required by several other circuit elements. The memory circuit for this system is illustrated in Appendix A, Figure 12.

TABLE IV
SYSTEM MEMORY MAP

Address		Chip	Function
START	END		
0000	004F	6802	RAM; working memory
0050	007F	6802	RAM; stack
1340		6530	Peripheral register A; output
1341		6530	Data direction register A
1342		6530	Peripheral register B; input
1343		6530	Data direction register B
1344	134F	6530	Timer registers
13C0	13FF	6530	RAM; not used
2000	5FFF	2117	Dynamic RAM; data storage
F800	FBFF	2708	EPROM-1; program storage
FC00	FFFF	2708	EPROM-2; program storage



The original design of this instrument included a requirement that all of the thrust A/D conversion output data be stored in memory. This data was to be used in several ways. The first was to compute corrections to the thrust and total impulse data to account for the effects of engine propellant weight loss during a test. When the thrust transducer is placed flat, engine weight and thrust act in the same direction and are indistinguishable. The weight loss during a test can be as great as 0.6 Newton for large engines, and this can integrate to a substantial but predictable total impulse error. The error can be reduced by placing the transducer on its side, so that the weight and thrust vectors are perpendicular and the weight loss changes only a torsional force, to which the strain gauge bridge is insensitive. more flexible approach, and the one which was desired, is to measure the amount of weight loss by comparing the transducer zero outputs before and after a test. Using this, a linearlyvarying correction (zero for initial thrust, maximum for final thrust) can be applied to each stored data point and the total impulse and peak thrust can be recalculated from the corrected data.

Other plans for the stored thrust data included using it to generate a video output of thrust versus time on either an oscilloscope or a television-type display, or both. None of these uses for the data were implemented by the time that this report was written, although all were still under development. Storage of thrust data was not necessary for



performance of the other instrument functions described in this report.

Since this system was required to take 500 samples of thrust per second for up to 9.5 seconds, 4750 12-bit data points had to be stored. The reasons for using dynamic rather than static memory for this were discussed previously. The most economical dynamic RAM available was the Intel 2117  $16K \times 1$  chip. Since the thrust data was already available in four-bit words as a result of the A/D conversion process, it was decided to use four of these chips to form a  $16K \times 4$  memory. Accomplishing the required data storage used  $3 \times 4750 = 14,250$  bytes of this.

Dynamic memory requires periodic refreshing to maintain its data. The 2117 chip is described in Ref. 11 as being arranged internally in a 128 x 128 array, and a refresh operation requires only that each of the 128 row addresses be written to every two milliseconds. The chip is a 16-pin package with only seven address input lines. These are multiplexed, serving as row address inputs during the first part of a read or write cycle and as column address inputs during the second part, giving effectively the 14 address lines required by a 16K memory. The refresh control and the address multiplexing was accomplished with a single dynamic RAM control chip, the Intel 3242. This took in 14 address lines, a clock, and a refresh enable line, and provided all the necessary address data to the 2117 chips for both refresh and normal read-write operations.



The 2117 required two timing inputs not provided by the 3242: row address strobe (RAS) and column address strobe These enabled the chip to distinguish whether its address inputs were to be interpreted as row or column addresses. Both must appear with the proper time relationship during each read or write operation. They were derived from 6802 address and clock outputs, and effectively served as chip selects since they were gated so that they reached the memory chips only when the memory address was on the address bus. The 2117 has separate data inputs and outputs, and it was found that an extraneous signal appeared on the output in response to an address input regardless of the state of the  $\overline{\text{WE}}$  read-write control. Consequently, the data input and output could not simply be connected directly to the system data bus; each had to be isolated by a tri-state buffer which was enabled by  $\overline{WE}$  (for input) or by  $\overline{WE}$  complemented (for output).

## C. INPUT/OUTPUT CIRCUITRY

At an early stage of this system's design it was decided to make every effort to squeeze the required input and output (I/O) functions into the 13 ports available on a single 6530 chip. This decision was made to limit parts cost; it led to software complexity and debugging problems that more than offset the small savings in parts. The 13 I/O ports were allocated as follows:



PBØ input from comparators

PB1-PB5 input from 16-key keyboard

PAØ-PA2 routing control for output data

PA3 sample-and-hold control

PA4-PA7 output data to DAC, LED, LCD

The input from the comparators, PBØ, was simply wired to the output of the comparator AND-OR-INVERT circuit discussed in section A of this chapter. The PA3 output for sample-and-hold control was wired directly to the appropriate pin on the SHC chip. The remaining I/O functions require more explanation. The I/O circuit is shown in Appendix A, Figure 13. The IC numbers used hereafter refer to this drawing.

A 16-key unencoded, undebounced hex keyboard was used to select among the various operating modes and output data displays of this system. These keys were each SPST momentary switches, with one side of each tied to +5V and the other to one of the 16 inputs of a Harris HD-Ø165 keyboard encoder. Depressing a key pulled the corresponding encoder input high; the required pull-up resistors were built into the encoder. It also caused the encoder STROBE output to go low, setting a flip-flop (IC34) which was connected through a one-shot to the IRQ interrupt on the 6802 microprocessor. The 6802 looked at the keyboard output only in response to this interrupt, and cleared the interrupt flip-flop as part of its response. The four outputs of the encoder were held in latch IC35, whose enable circuitry allowed it to reject keyboard



outputs resulting from the simultaneous depression of two keys. This latch was reset only by the depression of a new keyboard key. Key debouncing was accomplished with a software wait loop.

Three single light-emitting diodes (LED) were used in this instrument to indicate its present status, and a four-digit liquid crystal display (LCD) was used to read out test data. The LED's were labeled TEST, CLEAR, and CALIBRATED, and their use is explained in the next chapter. They were driven by three of the seven outputs of a standard common-anode open-collector decoder-driver chip (IC32). The hex inputs to the driver required to achieve each desired combination of status lights are listed in Table V. These hex inputs were held for the decoder by a four-bit latch (IC36) which was reset only when a new sequence of status lights was commanded by the microprocessor.

The output data from the system's software was routed in four-bit words on I/O lines PA4-PA7 to eight possible destinations. These destinations were the four LCD digits, the 12-bit (three-word) input to the D/A converter, and a mixed destination which included a gated flip-flop for comparator selection and the LED decoder-driver. The selection of which of these destinations was to receive the data was made by output lines PAØ-PA2, which were decoded into eight lines by a three-to-eight line decoder (IC40) and were then used as digit or chip selects or latch enables.



TABLE V

DECODING OF LED/COMPARATOR SELECT LINES

HEX Inputs		LED Selected		Comparator Selected	
	Test C	<u>lear</u> <u>Ca</u>	librated	Thrust	Temperature
1,3,7	off	on	off	off	off
2	on	on	off	off	off
4,9	off	on	on	off	off
5	off	off	on	off	off
6	on	off	on	off	off
8	on	on	on	off	off
A	on	off	off	off	off
В	off	off	off	off	off
С	off	on	on	off	on
D	off	off	on	on	off
Е	on	off	on	off	on
F	off	off	off	on	off

A Schottky TTL decoder was used to ensure that the enable/select lines were stable before the data was sent to its destination. The data and select outputs left peripheral register A of the 6530 simultaneously, and the data lines were delayed by two 74LS367 non-inverting buffers to avoid a possible race condition. The decoding of lines PAØ-PA2 is described in Table VI.



TABLE VI
DECODING OF DATA ROUTING CONTROL LINES

PA2	PA1	PAØ	Data Destination
Q	0	0	low word of D/A converter
0	0	1	middle word of DAC
0	1	0	high word of DAC
0	1	1	LED/comparator select
1	0	0	LCD digit 2
1	0	1	LCD digit 1 (LSD)
1	1	0	LCD digit 4 (MSD)
1	1	1	LCD digit 3

The liquid crystal display was a Timex T1001A reflective type with four 0.5" seven-segment characters. LCD's require excitation of each segment and a common backplane with a 30-100 Hz square wave alternating between 0 and 5 volts. A segment that is to be "on" is fed a signal 180° out of phase with the backplane excitation, so that the net field across it varies from +5V to -5V. An "off" segment is excited in phase with the backplane. A Siliconix DF411 four-digit LCD decoder-driver was used to provide the proper AC excitation to the display. This chip had four BCD data input lines, plus four digit-select inputs to select which of the four internal seven-segment output latches were to receive the decoded result of the input data.

The twelve bits of digital data required as an input by the D/A converter were sent to the converter in three



four-bit words because of the limited number of I/O ports available. These words were held by three four-bit latches (IC37-39), each of which was enabled separately by the appropriate output of the enable decoder. This arrangement saved using a second 6530 I/O chip to provide the 12 bits in parallel, but made the successive-approximation A/D. software somewhat more complex.



# V. SYSTEM SOFTWARE

#### A. STRUCTURE AND GENERAL FEATURES

The software which this instrument used to perform its basic functions, not including video displays or weight loss corrections, required approximately 1450 bytes. It was organized into a main operating program, seven subroutines, two interrupt service routines, a power-up routine, and nine minor programs. Each of these was written in the 6800 mnemonic assembly language and was compiled and debugged separately on a Tektronix 8002 microprocessor development system (MDS). Reference 12 was used extensively in developing the software. A listing of the programs is provided at the end of this report.

Each of the 16 keys on the input keyboard commanded the instrument to take a particular action or display a particular piece of data, as shown in Table VII. Three of these actions were not yet implemented at the time this report was written. Of the remaining 13 keys, two called the main operating program (with different input data), one was a "stop" key, one called the "zero-memory" subroutine, and each of the other nine called a different minor program. In general, functions which were used in several different operating modes of the system, such as averaging, A/D conversion, and hex-to-BCD conversion, were implemented as subroutines.



key input. Key response was accomplished with individual programs, some of which did little more than set up data for a subroutine, then call it. These programs could actually be thought of as subroutines themselves, since each ended with an unconditional jump back to the keyboard input routine.

TABLE VII

FUNCTIONS OF INPUT KEYS

Programs Whose Names are in Parentheses not yet Written

Key	Program Called	Function
0	KEYIN	Stop program in progress and wait
1	OPER	Start an engine test, no temperature
2	OPER	Start test, measuring temperature
3	CALSET	Set up for calibration
4	CALIB	Accept calibration
5	DDTHST	Display one thrust A/D output
6	DDTEMP	Display one temperature A/D output
7	DTHST	Display peak thrust to 0.1N
8	DIMP	Display total impulse to 0.01N-sec
9	DBTIM	Display burn time to 0.01 sec
A	(DTV)	Display thrust curve on TV
В	DTEMP	Display peak temperature to 1°C
С	(APCOR)	Apply weight-loss correction
D	(DOSC)	Display thrust curve on oscilloscope
E	DDTIM	Display delay time to 0.01 sec
F	ZERO	Clear all RAM



When power is applied to a 6802 microprocessor and the proper timing is followed on its RESET pin, the chip goes to address locations FFFE and FFFF for its startup routine vector. This vector is simply the address of the first step of the power-up program routine. This routine, entitled PWRUP in this system, must start with a CLI (clear interrupt flag) command and should set the initial value of the stack pointer. In this system, it also temporarily disabled timer interrupts, set the data direction registers (PAD and PBD) of the 6530 for input or output as appropriate, and cleared all static and dynamic RAM. Dynamic memory requires an initial clearing or refresh before it can be used after power is first applied to it. The PWRUP routine turned on the CLEAR LED as its last step (leaving the other LED's off), indicating that the RAM was clear of all test data. system then entered a loop where it waited for a keyboard input.

Depressing any key on the instrument keyboard caused an IRQ interrupt to be sent to the 6802. In response, the 6802 went to addresses FFF8 - FFF9 and found the vector for the IRQ service routine, which was entitled IRQRES. This routine began with a one-millisecond wait loop to give the key switch "ringing" time to damp out. It then stored the four 6530 input bits PB1 - PB5 which contained the output from the keyboard encoder in memory location  $\emptyset\emptyset46$ . If the key input was the stop command (key  $\emptyset$ ) or the zero-memory command (key F), the routine forced an immediate return to the KEYIN



keyboard response routine to do this and terminated any other action that the instrument had been doing. Otherwise, IRQRES simply returned the system to whatever it was doing before the interrupt, and the new mode action was not taken until the next time the system returned normally to KEYIN.

The KEYIN routine used an action pointer table technique [Ref. 12] to develop responses to the key input commands. This routine compared the contents of address 0046 (filled by IRQRES) to those of address 0049, the last command executed by the system. If they were the same, it did nothing. This meant that in order to repeat a particular key action, some other key (generally the "stop" key, key Ø) had to be used in between. If the two memory location contents were different, indicating that an unexecuted command was pending, then the key command (multiplied by 3) was used as an offset for an indexed-address jump into an action pointer table entitled VECTOR, which started at address FCØØ. This table contained unconditional jump instructions, directing the system to the appropriate programs for response to each key. For example, if key 5 was pressed, the system jumped to address  $FCØØ + (3 \times 5) = FCØF$ , where it found the command JMP FBAØ telling it to jump unconditionally to FBAØ, the starting address of the program responding to that key.

The accuracy of the time-based measurements made by this instrument (burn and delay times and total impulse) depended on having an accurate timing reference available to trigger an A/D conversion exactly every two milliseconds.



The easiest way to do this was to use the 6530 programmable timer to generate a non-maskable interrupt to the 6802 at this interval. The NMI interrupt sent the 6802 to addresses FFFC-FFFD, where it found the vector sending it to the response routine for this interrupt, NMIRES. This routine began by reloading the counter so that another interrupt would be generated in 2.00 milliseconds. It then enabled the RAM refresh input to the 3242 dynamic RAM controller for 128 microseconds, giving it time to automatically generate all the signals necessary for a refresh cycle. If a mode was being executed which required A/D conversion (keys 1 through 6), the program jumped to the ADC12 A/D conversion subroutine before returning from the interrupt. Otherwise it returned from interrupt directly at this point.

Because this system had only 48 bytes of RAM available for stack and these bytes were located just above important program memory, considerable care was taken to ensure that the stack did not overflow. The 6802 uses seven bytes of stack in responding to an interrupt and three bytes to jump to a subroutine, so this limited the depth to which subroutines could be nested, particularly in the interrupt service routines. Several early versions of this system's software overflowed the stack. Such overflows were not possible with the final design.

Although many sections of this system's software were debugged individually on the Tektronix MDS, several of the major interactions between them were not. These interactions



were the ones which depended on the occurrence of NMI timer interrups and real-time thrust inputs. MDS emulation provides line-by-line traceouts of the status of every CPU register as each program instruction is executed, but to provide this and other valuable debugging services it must slow the execution speed by a large factor. Interrupt inputs to the MDS are enabled for only a small fraction of each instruction execution cycle, so the MDS seldom sees the negative-going edge it requires to sense an NMI interrupt. This meant that the real-time NMI-dependent processes of the system could not be emulated. A vast amount of time was required to debug these subroutines and interrupt interactions using a Paratronics 532 Logic State Analyzer. device permitted real-time operation of the system with its own CPU in place, rather than the emulator plug required by the MDS, but it provided access only to the contents of the external pins of the CPU (address and data bus) and not to internal registers. It allowed no interaction for modifying the contents of memory, and could provide only 256 clock cycles of traceout at once.

### B. SOFTWARE A/D CONVERSION

The hardware required to accomplish a 12-bit successive-approximation A/D conversion using software and a D/A converter has been described previously. The function of the software was to generate the proper 12 bits of data to send to the converter, working with one four-bit word at a time



while leaving the other eight bits unchanged. The software also generated control signals for the sample-and-hold circuit and packed the A/D conversion output from the last four bits of three separate bytes into one and a half consecutive bytes.

All of the A/D software was contained in one subroutine entitled ADC12, which occupied 131 bytes and required 715 microseconds to perform a conversion. This program operated in straight binary, converting the digital test values to the complementary binary required by the DAC before sending them out, then changing the final result back to the straight binary used in the rest of the system. ADC12 could be called repeatedly only by the NMIRES interrupt response program, so the timer NMI interrupt had to be enabled by any program which required more than one A/D conversion. These programs generally used a WAI (wait for interrupt) command where the A/D data was required so that their execution was stopped at this point until the data was available from ADC12 after the next timer interrupt.

The ADC12 subroutine began by sending a "sample" command to the SHC for 14 microseconds, then a "hold" command. Next it set the initial digital signal to the DAC to 01111..., corresponding to a 0.00V analog output since the DAC operated over a -5V to +5V output range. It then entered a loop where it worked on only one four-bit word (starting with the most significant four bits), leaving the other two words set at



their initial values. Straight binary will be used hereafter to describe the functioning of this program.


The ADC12 program set the initial value of the current four-bit test word to 1000, and set a rotating-bit word to It sent the initial test word to the appropriate latched DAC input by adding the necessary final three bits  $(PA2 - PA\emptyset)$  to enable the proper latch. After 45 microseconds of executing other instructions, it examined the output of whichever comparator had been enabled by the program which had called ADC12. An output of "1" indicated that the DAC analog output was less than the signal being converted. In this case, the rotating bit was ORed to the test word, increasing its analog equivalent voltage. If the comparator output was " $\emptyset$ ", the rotating bit was subtracted from the test word instead. In either case, the rotating bit was then shifted one position to the right and another conversion cycle was started. After every fourth cycle, a new word was begun.

The branches possible in a four-bit straight binary successive-approximation A/D conversion are illustrated in Figure 5.

#### C. MAIN OPERATING PROGRAM

The main operating program of this instrument, entitled OPER, was the program used during an engine static test.

Its function was to recognize the occurrence of such events as start of thrust, thrust termination, and gas-generation






Figure 5. Four-bit straight-binary successive approximation A/D conversion. Upper branches taken when comparator output is 0.



charge actuation regardless of the shape of the input thrust variation. It computed the value of burn and delay times and peak thrust and added thrust outputs to accumulate total impulse, all based strictly upon the input values it received every two milliseconds from the ADC12 subroutine. Depending on whether it was called by depressing input key 1 or key 2, it either ignored the temperature peak detector or accepted its output once at the end of a test, respectively. This program was 365 bytes in length. Its operating time varied widely during the course of a single engine test because of its numerous conditional branching instructions, but it was always short enough that its operation (including an A/D conversion) was completed in the two-millisecond interval between NMI timer interrupts.

The flow diagram for OPER is shown in Figure 6. The first action of the program was to check memory location 004E to see if a calibration had been performed since the system had been turned on. A calibration, which used the CALSET and CALIB routines described in the next section of this chapter, caused a flag value to be placed in this memory location. Only if a calibration had been performed would the program permit initiation of a test. It indicated that a test was in progress by turning off the CLEAR LED and turning on the TEST LED. It then enabled the thrust comparator for the A/D conversion, and averaged the result of eight conversions to obtain a value of thrust transducer output corresponding to zero thrust input. This feature






Figure 6. Flowchart of main operating program.






Figure 6. (Continued)






Figure 6. (Continued)



eliminated the need to carefully trim the transducer analog output to -5.000 V before each test, since throughout the rest of the program this zero value was subtracted from the A/D output to obtain the actual net thrust.

After the preliminary preparations for a test were completed, the OPER routine waited for a thrust input of 0.50 N or greater lasting at least three timer periods (0.006 seconds) before it decided that a valid test had begun. Setting a threshold in this manner prevented a single large noise spike before engine ignition from erroneously causing the program to begin accumulating durations and total impulse. The time at which this threshold was satisfied was declared by the program to be time zero for computing durations, and for the next 9.50 seconds or until it decided engine burnout had occurred (whichever came first) it accumulated thrust outputs for total impulse and examined them to detect a valid peak value.

The peak value detection logic rejected any peaks which occurred more than 0.20 seconds after a previous peak of 4.5 Newtons or greater, but accepted all others. "Peaks" rejected by this criterion were almost always just spurious output spikes, caused by ejection of an engine casing by its gas generation charge when there was no delay between burnout and actuation of this charge. The most recent valid value of peak thrust was placed in addresses MM2C and MM2D during each cycle of OPER until burnout, at which time the updating was stopped.



During each cycle of the program between the times when it recognized ignition and burnout, the net thrust was added to a three-byte memory location where total impulse was accumulated. The design limit of this system was 99.99 N-sec. of total impulse. Since 99.99 Newtons was 3150 A/D counts and one second was 500 A/D cycles, the maximum value which this accumulation could reach was 500 x 3150 =  $1.575 \times 10^6$ , or 21 bits. The net thrust was obtained by sending the ADC12 direct output to the NETTST subroutine, where the zero reference value was subtracted.

The burnout detection logic defined burnout as that moment when the thrust output of an engine first dropped below 1/16 of the peak value recorded by that engine. This is a more flexible criterion than the fixed threshold value used to define ignition. At the moment when burnout was recognized, the total impulse value accumulated was sent to the DIMP subprogram to be converted to a value in N-sec. and then to be displayed. The value of the A/D conversion cycle counter was also sent to a memory location to be remembered as the burn time.

After burnout was sensed, the program waited for the occurrence of a thrust spike at least 0.50 N greater than the threshold used to determine the burnout. This was presumed to have come from the activation of the gas-generation charge on the engine, and its time of occurrence minus the burn time of the engine was stored as the delay time. At this point, if the without-temperature mode of OPER was the



one in progress, the test was considered to be terminated and the TEST LED was turned off.

If the with-temperature mode was in progress, or if no post-burnout thrust spike occurred, OPER continued until 73 seconds after engine ignition before terminating. Temperature data, if required, was taken just before termination by averaging eight samples of the output of the peak detector circuit. This data was then converted to degrees Centigrade and displayed on the LCD by the DTEMP subprogram.

After each test the peak thrust, burn time, delay time, total impulse, and (if used) peak temperature were available for display on the LCD by pressing the appropriate input key. The instrument could then be prepared for a new test by using key F to clear all RAM locations except those five where the calibration data was stored. Doing this caused the CLEAR LED to come back on and left the CALIBRATED LED on.

## D. SUBROUTINES AND MINOR PROGRAMS

Up to this point only the two principal programs used by this system, plus the interrupt response and power-up routines and a few subroutines, have been described. The remaining subroutines and minor subprograms were either quite straightforward or very short and will be discussed only briefly.

The CALSET subprogram was entered in response to key 3.

It enabled the NMI interrupt in order to gain access to the A/D subroutine, then averaged eight A/D outputs using the



AVG8 subroutine. This result was used as the zero-thrust reference value in the CALIB subprogram.

The CALIB subprogram was entered in response to key 4, and was meant to be preceded by CALSET. Before selecting this routine, but after executing CALSET, a 10.00 Newton calibration weight was placed on the thrust transducer. CALIB then averaged eight A/D outputs using AVG8 and subtracted from this result the zero-thrust reference value developed in CALSET. The difference was the net output for 10.00 N of thrust/weight. This calibration value was stored in a section of RAM that was not erased between static tests, and was used to convert A/D outputs from the operating program into units of thrust or impulse. Upon completion of CALIB, the CALIBRATED LED was turned on.

The HEXBCD subroutine accepted two bytes of hexadecimal data as an input and, using the binary-to-BCD conversion algorithm developed in Ref. 12, converted this data to a four-digit BCD result. The total impulse display program (DIMP) could conceivably generate a hex quantity which would overflow four BCD digits, so HEXBCD included a provision to generate an output of 9999 if too large a hex input were provided. It put the BCD output in the high four bits of four data words, then added the proper data routing control bits to the end of each word to send it to the appropriate LCD digit.

The DTHST subprogram was entered in response to key 7.

It took the peak thrust A/D hex value developed by the



operating program during a static test and multiplied it by 100 with the MULT subroutine, then divided it by the calibration value with the DVID subroutine. The result was the hex value of peak thrust in tenths of Newtons. This was then displayed using HEXBCD.

The DTEMP subprogram was entered in response to key B.

It divided the 12-bit A/D count resulting from conversion of the peak detector output during a test by approximately 8.

This made each bit of what remained equal to one degree C., so the quotient was converted by HEXBCD and displayed.

The DIMP subprogram was entered in response to key 8. It started by doubling the hex value accumulated by the operating program in the three-byte total impulse memory. This converted the value to units of bit-milliseconds. This was divided by the calibration, which had units of bits per 10 N, putting the quotient in units of 0.01 N-sec. This was sent to HEXBCD for conversion and display.

The DBTIM (key 9) and DDTIM (key E) subprograms were combined since their function was virtually identical. They converted the burn time and delay time, respectively, that had been accumulated by the operating program into units of 0.01 second and sent them to HEXBCD. This conversion was accomplished by dividing five into the respective counts of NMI interrupts, which had been incremented by OPER every 0.002 second.

The DDTHST (key 5) and DDTEMP (key 6) subprograms were also so similar that they were combined. They provided an



LCD output of the direct, unconverted result of one A/D conversion of the thrust and temperature transducer outputs, respectively. These programs simply enabled the appropriate comparator, called the ADC12 subroutine once, then sent the result to HEXBCD.

The MULT and DVID subroutines provided 16 x 24-bit integer multiplication and 24/24-bit integer division, respectively, for use throughout the program. Both used standard algorithms taken from Ref. 12. Considerable care was taken to set up the arithmetic operations required by this system so that they could be performed in integer arithmetic rather than floating-point.



## VI. CONCLUSION

The objective of this project was to develop a microprocessor-based instrument for accurate static-test measurement of five performance parameters of small solid-fuel rocket engines. Maximum and minimum design values for these parameters and maximum allowable errors were established to define the performance required from the system. It was then designed and built with the additional constraints that it have minimum parts cost and that it must operate from two 12-volt batteries and draw no more than one ampere from either. The final design drew 0.69 ampere from +12V and 0.18 ampere from -12V, and had a 1979 parts cost of about \$350.

In the process of building this instrument and debugging its 1450 bytes of software, it became apparent that major simplifications of the software could have been achieved by using slightly more expensive and sophisticated parts.

Nevertheless, the system was eventually made to operate exactly as desired, displaying the values of the five parameters one at a time on a four-digit liquid crystal display after each static test.

A wide variety of solid-fuel model rocket motors were static tested to verify the instrument's performance. Every feature of the system functioned as designed on every test.



Static calibrations proved that the system thrust and temperature transducers and its A/D conversion routine delivered satisfactory static accuracy. There is no such thing as a precision rocket engine which could be used as a realistic dynamic reference source, so the real-time accuracy could only be checked approximately. This was done by recording the analog transducer output signals on a chart recorder during a static test and measuring them to estimate the values of the five parameters. These values were in excellent agreement with the values then presented by the system on its LCD.

The instrument developed in this project made extensive use of the arithmetic and decision-making capabilities of a microprocessor to deliver accurate measurements with relatively inexpensive hardware requiring minimal adjustment by the operator. These measurements were accurate regardless of the shape of the input signal as long as this signal was within the design limits of the system.

This instrument may be modified to test engines of up to 1000 Newtons of peak thrust and 1000 Newton-seconds of total impulse by replacing resistor R in the thrust amplifier circuit (Figure 7) by a 2000 ohm resistor and by replacing the 10.0 N calibration weight with a 100 N weight. In this case, the thrust data output will be in whole Newtons and the impulse data in tenths of Newton-seconds. This will degrade the accuracy for tests of small engines.



## APPENDIX A. CIRCUIT SCHEMATICS





Figure 7. Thrust transducer amplifier and filter circuit.







Figure 8. Thermocouple amplifier and filter circuit.






Figure 9. Thermocouple compensation and peak detection circuit.






Figure 10. Digital interface circuit.






Figure 11. Microprocessor and its support circuitry.







Figure 12. Memory system.







Figure 13. Digital input/output circuit.



## APPENDIX B. INSTRUMENT OPERATING INSTRUCTIONS

- 1. Apply external +12V and -12V power to the system.
- 2. Turn on the switch to provide internal +5V power to the digital circuits. The CLEAR LED should come on and the LCD should read ØØØØ.
- 3. Trim the BRIDGE NULL potentiometer while monitoring thrust transducer output voltage until this voltage is slightly above -5.00 V.
- 4. Place the temperature sensor in an ice bath and trim the TEMP NULL potentiometer while monitoring temperature transducer output voltage until this voltage is -0.400 V.
- 5. Place the thrust transducer flat and press key 3 to set up for calibration.
- 6. With the thrust transducer still flat, place the 10.0 N calibration weight in the engine holder, wait a few seconds, and press key 4. The CALIBRATED LED should come on.
- 7. Place the thrust transducer on its side and clamp it securely to an extremely rigid and sturdy support.
- 8. Place the engine to be tested in the engine holder.

  Ensure that the ignition leads exert no force on the engine along its thrust axis. Zero the peak detector circuit. Attach temperature sensor to the engine.



- 9. Press key 1 or key 2 to initiate a test. The TEST LED should come on and the CLEAR LED should go out. Press key Ø if it is necessary to cancel a test before the engine is fired.
- 10. Fire the engine. The measured total impulse should appear on the LCD at burnout.
- 11. When the TEST LED goes out, indicating the end of the test, read out the performance parameters of interest by pressing keys 7, 8, 9, B, and/or E.
- 12. Clear the memory to set up for a new test by pressing key F. The CLEAR LED should come on and the CALIBRATED LED should remain on. Return to step 8 to conduct a new test.



## COMPUTER PROGRAM

```
SET LOW 11 DAC BITS TO 1
                        BEQ NEXT ; GO TO NEXT WORD AFTER 4 BITS
 SUETRACT ROT BIT FROM TEST
 FI4E 9A1C ORA A 1CE ;ADD MUX CONTROL
FI50 571340 STA A PAE ;SEND TO LAC
FI53 20CT BRA START
FD55 961E NEXT LDA A 1EH
FT57 A71F STA A 1FH.X ;STORE ALC VALUE UNPACKEL
FI59 7A001C DEC 1CH ;ANI UNCOMPLEMENTED
FT50 09
                  BGT WNEX ; GO TO NEXT WORL
LIA A 20H ; PACK ADD VALUE IN 2 EYTES
LDX #04
  FL5C 09
 FISF 9620 LIA A
FIG1 050004 LDX
FIG4 44 PACK LSR A
FIG5 09
  FD66 26FC
FL68 SA21
FL6A 9724
                                PACK
                         BNZ
                        ORA A 21E
                        STA A 24H ; LOW ADC BYTE
```



```
FD6C 9622
                          LIA A
                                   22H
FD6E CE0004
                          LLX
                                   #04
FI71 44
                  PACK2
                          LSR A
FD72 09
                          LEX .
FD73 26FC
                                   PACK2
                          BNE
FI75 9725
                                            ;HIGH ADO BYTE
                          STA A
                                   254
FD77 86FC
                          LDA A
                                   #ØFCH
FD79 9024
                          SUB A
                                   245
FD7B 5724
                          STA A
                                   24E
FI7E EEØF
                                   #ØFH
                          LIA A
FL7F 9225
                          SBC A
                                   25H
FD81 9725
                          STA A
                                   25H
                                            ; CHANGE SIGN OF RESULT
FI83 39
                          RTS
     FC37
                          OEG
                                   ØFC37H
FC37 8609
                 AVG8
                          LDA A
                                   #09
                                            ; AVERAGES & A/D OUTPUTS
                          STA A
FC39 9716
                                   1€#
FC3B 8600
                          LDA A
                                   #00
FC3D 9714
                          STA A
                                   14E
                                   15H
FC3F 9715
                          STA A
FC41 9616
                  AVG
                          LDA A
                                   169
FC43 8001
                          SUB A
                                   #1
FC45 9716
                          STA A
                                   168
FC47 2F12
                          BLE
                                   RUN1
FC49 61
                  WAIT
                                            ; WAIT FOR A/D OUTPUT
                          NOP
FC4A @1
                          NOP
FC4B 3E
                         WAI
FC4C 9614
                         LIA A
                                   144
FC4E D624
                         LDA B
                                   24H
FC50 1B
                          ABA
FC51 9714
                         STA A
                                   14H
FC53 9615
                         LDA A
                                  15B
FC55 9925
                          ALC A
                                  25H
FC57 9715
                          STA A
                                   15H
                                            ; ALT 8 A/C OUTPUTS
FC59 20E6
                          BRA
                                   AVG
FC5B CE0003
                 RUN1
                         LIX
                                   #03
FC5E 740015
                 RUN
                          LSR
                                   15H
FC61 760014
                         ROR
                                   14H
FC64 69
                         LEX
                                            ; DIVILE SUM BY & FOR AVG
FC65 26F7
                         BNE
                                  RUN
FC67 39
                         RTS
     1340
                 PAL
                         EQU
                                  1340 H
     1342
                 PBI
                         EQU
                                  1342H
                         END
```



```
ØFEØØH
     FE00
                       ORG
               OPER
FE00 964E
                       LIA A
                                4IH
FE02 810F
                        CMP A
                                #ZFH
                       BNE
                                OPER
                                       ; DO NOT PROCEED IF UNCALIERATED
FEØ4 26FA
FE06 3F
                       SWI
FE07 8602
                               #2
                       LIA A
                              268
FE09 9726
                       STA A
                                         ;SET INTERVAL COUNTER
                       LDA A
FEØB 8620
                                #20H
FE0D 9729
                       STA A
                                29H
                                        SET MEMORY POINTER
FE0F 86D3
FE11 B71340
                       LDA A
                               #OD3H
                       STA A
                                        FENABLE THRUST COMPARATOR
                               PAI
                       LDA A
                                #63R
FE14 8663
                       STA A
FE16 F71340
                               PAI
                                        SET UP LED
FE19 9742
                       STA A
                               42 T
                       JSR
                               AVG8
                                        ; AVG PRESENT OUTPUT FOR ZERO REF
FE1B ELFC37
FE1E 3E
                STRT
                       WAI
                                        ; WAIT FOR TIMER INTERRUPT
FE1F BIF828
                       JSR
                               NETTST
                                        ;SUFTRACT ZERO REF FROM A/D
FE22 9648
                               488
                       LIA A
FE24 260F
                       ENE
                               STRT1
                                        ; BRANCH IF THST STARTEL
                               17H
FE26 9617
                       LIA A
                       SUE A
FE28 6012
                               #13
FE2A 9618
                       LIA A
                               198
                               #6
FE2C 8200
                       SBC A
                       BLT
                                STRT
                                        :WAIT FOR THRUST > 0.50N
FEZE ZDEE
FE30 7A0026
                       IFC
                               26H
FE33 2CES
                       BGE
                               STRT
                                       ; WAIT FOR THST HI FOR 3 COUNTS
FE35 8601
                STRT1 LIA A
                               #1
FE37 9748
                       STA A
ADD A
                               488
FE39 9B27
                               271
FE3B 9727
                       STA A
                               271
                                         ;TIME JOUNTER LOW BYTE
FE3D 9628
                       LDA A
                               29H
                       ATC A
STA A
FE3F 8900
FE41 9728
                               #6
                               28H
                                         TIME COUNTER HIGH BYTE
                       CMP A
FE43 E18F
                               #2FH
PE45 2607
                       BNE
                               TEST1
FE47 8602
                       LIA A
                               #62
FE49 9739
                       STA A
                               39 H
FE4B 7EFF2C >
                       JMP 
                               DELAY
                                       STOP TIMING AFTER 73 SEC
FE4E 962B
                TEST1
                       LIA A
                               225
FE50 2703
                       BEC
                               TEST
FE52 7EFF17
                       JMP
                               TEST3
                                        ; EYPASS IF BURNOUT PAST
FE55 9627
                TEST
                       L DA A
                              275
FE57 808E
                               #83#
                       SUB A
FE59 9628
                               256
                       LIA A
FE5B 8212
                       SEC A
                               #12H
                               BURN
FE5D 2D04
                       BLT
                                        ;STCP STORING THST AFTER 9.50 320
FE5F 8601
                       LIA A
                               # 61
FE61 972B
                       STA A
                               2BH
FE63 962b
                       LIA A
                BURN
                               218
FE65 2703
                       BEO
                               STORE
FE67 7EFEF5 >
                       JMP.
                               TEST2
                                        ; BYPASS IF BURNOUT FAST
FE6A 8683
                STORE
                       LIA A
                               #3
                               2 / H
FEEC 9B2A
                       ADLA
                                        MEMORY POINTER LOW
                              2AH
FE6E 972A
                       STA A
                              29 H
FE70 9629
                       LDA A
                              # (?
FE72 8500
                       A DC A
                                       *MEMORY POINTER HIGH
FE74 9729
                                        FINCREMENT MEMORY POINTER "Y 3
                       STA A
                               29 H
FE76 IE29
                       LLX
                               2511
                                        ; PUT MEMORY POINTER IN X
FE78 9620
                STOR1 LEA A
                              2011
FE7A A760
                       STA A
                               X
FE7C 09
                       DEX
FE7D 9621
                       LLA A
                               2111
FETF A700
                       STA A
                               X
```



```
FE81 09
FE82 S622
FE84 A720
FE86 9617
FMAX LDA A 22H
FE88 902I
FE8A S618
FE8C S22C
FE8E 2132
FE90 962L
FE90 962L
FE90 962L
FE90 962L
FE90 C087
FE91 D62C
FE92 C087
FE94 D62C
FE96 C200
FE98 2012
FE98 2018
FE88 2020
FE8
                                                                                                                                                                                                                                                                                                                                                              SUBTRACT FMAX FROM THRUST
```



```
FEFD 9628
FEFF 8200
FF01 2003
                             LDA A 28H
SBC A #CØ ; IS TIME > 0.20
BGE TBURN ; BRANCH IF YES
JMP STRT ; WAIT FOR NEXT
                                                     ; IS TIME > 0.20 SEC?
FIEL 2003 BGE TBUIL
FF03 7EFELE > JMP STR1
FF06 8601 TBURN LDA A #01
                                                     ; WAIT FOR NEXT A/L OUTPUT
                               STA A 21H
FF08 972E
                               LIA A 275
FF0A 9627
FF@C 9737
                               STA A 37H
                                                     BURN TIME LOW BYTE
                               LDA A 28H
STA A 38H
JMP LIMP
BRA GOBCK
FF0E 9628
FF10 9738
                                                     ; BURN TIME HIGH BYTE
FF12 7EFEC8
FF15 2012
FF17 9635
                    BRA GOB
TEST3 LDA A 35H
ALL A #15
FF17 9635
FF19 8B0F
PF1B 9636
FF1L 8500
FF1F 9635
FF21 9017
FF23 9636
FF25 9218
FF27 2D03
                                        3€∏
                                LDA A
                               ATC A
                                           #00
                               LIA A
                                           35H
FF21 9017 SUB A 178
FF23 9636 LIA A 36H
FF25 9218 SBC A 18H ; (FMAX/16)+0.5N - THST
FF27 2D03 BLT. DELAY ; BRANCE IF EJECTION OCCURS
FF29 7EFE1E > GOBCK JMP STRT
FF2C 9639 LELAY LIA A 39H
FF2E 2610 BNE TEMP1 ; BRANCH IF EJECTION PAST
                               SUB A
                                           17E
FF30 8601
                               LIA A #C1
FF32 9739
FF34 9627
                               STA A 39E
                               LIA A 27H
FF36 9037
                               SUB A
                                           37H
                                          3AH
                                                     :DELAY TIME (LC)
FF38 973A
                               STA A
                               LEA A 28E
FF3A 9628
FF3C 9238
                               SEC A 38H
FF46 201E BRA FINIS
FF48 9639 T6MP LDA A 39H
FF4A 8102 CMP A #02
FF4C 2702 BEQ TEMP2 ; BRANCH IF TIME > 73 SEC
FF4E 2019 BRA GOECK
FF50 8603 TEMP2 LDA A #003H
FF52 B71340 STA A PAD ; ENABLE PK LET COMPARATOR
FF55 8600 LIA A #00
FF55 8600
                              LIA A #£0
7F57 9714
FF59 9715
                              STA A 14H
                              STA A 15H
JSR AVJE
FF5B ELFC37
                   LDA A 14H
STA A 17H
LIA A 1EH
STA A 2JH
FINIS LLA A #53H
FF5E 9614
FF60 5717
                                                     ;STORE PEAK TEMP (LO)
FF62 9615
FF64 9723
FF66 9653
                                                     STORE PEAK TEMP (HI)
                      STA A PAD
FF68 E71340
                                                     TURN OFF TESTING LED
FF6P 9742
                               STA A
                                          428
FF6D 7EFB65
                               JMP
                                         KEYIN
      FEGS
                    DIMP EQU
                                          JF8CeH
                     DTEMP EQU
                                         2: A 4 2 H
      FA40
                                         CFC37E
      FC37
                     AVG8
                               EQU
      F828
1340
F165
                                         2 F6284
                    NETTST EQU
                                     0 F6284
13404
0 F865a
                    PAL
                               EQU
                     KEYIN
                               EQU
                                END
```



```
FB43
                        ORG
                                 ØFB43H
               PWRUP
FB43 @E
                        CLI
FB44 8660
                                 #60H
                        LDA A
                                         ; DISABLE NMI FROM TIMER
FB46 F71345
                        STA A
                                 1345H
FB49 E71343
FB4C 8600
                                         ;SET DATA DIR REG B FOR INFUT
                        STA A
                                 1343H
                        LIA A
                                 #00E
FB4E 9744
                                 441
                        STA A
FB50 9749
                        STA A
                                 499
FB52 867F
                       LIA A
                                #67FH
FB54 9745
                       STA A
                                45H
FP56 9E44
                       LDS
                                44H
                                         ;SET STACK POINTER TO 207F
                       LDA A
                                #EFFH
FB58 86FF
FB5A B71341
                        STA A
                                1341H
                                         ;SET LATA LIR REG A FOR OUTPUT
FB5D BLFC8B >
                        JSR
                                ZERO
                                         CLEAR ALL HAM
FB60 8613
                        LTA A
                                #13H
FB62 9742
                        STA A
                                 423
                        NOP
FB64 @1
FE65 9646
                 KEYIN
                        LEA A
                                48H
FB67 9149
                        CMP A
                                45 H
                                         ; EAS MODE SET FROM
FB69 2602
                                KEYACT
                                       ; KEYBOARD CHANGED?
                        BNE
                                        ; IF NO, DO NOTHING
; IF YZS, JUMP TO RESPONSE
FREB 2078
                        BRA
                                KEYIN
PB6D 9749
                 KEYACT STA A
                                498
FB6F 9E49
FB71 9B49
                        ALD A
                                49H
                        ADD A
                                4 = A
                        STA A
FB73 9731
                                3LE
                                        :LOAD OFFSET FOR JUMP
FB75 86FC
                        LIA A
                                #CFCH
FB77 9730
                                3 C B
                        STA A
                                         ; LOAD BASE ADDRESS FOR JUMP
FE79 LE30
                        LDX
                                 30H
                                         ; JUMPP TO MOIE ROUTINE
                        JMP
FB7B CE00
                                χ
                                         JVECTOR TAILE
                        ORG
     FC8B
                                efcebs
                ZEEO
FC8B 8600
                       LDA A
                                48.0
FC8D 9740
                        STA A
                                408
FC8F 9741
                        STA A
                                417
FC91 BDFF70
                        JSR
                                HEXPOD ; ZERO LCD
FC94 CE0049
                        LLX
                                #483
FC97 8606
                        LDA A
                                #00
FC99 A700
                CLEAR STA A
                                X
                                        CLEAR ZERO-PAJE RAM
FC9B 69
                        DEX
FC9C 26FB
                        BNE
                                CLLAR
FC9E CE5FFF
                        LLX
                                #5FFFH
FCA1 8600
                        LIA A
                                #68
FCA3 A766
                CLR2
                        STA A
                                X
                                        CLEAR DYNAMIC RAM
FCA5 LF19
                                19H
                        STX
FCA7 69
                        DEX
FCA8 9619
                        LDA A
                                19 ₫
FCAA C61F
                        LDA B
                                #1FH
FCAC 11
FCAE 2704
                        CBA
                        REQ
                                CLR3
FCAF 8666
                        LIA A - #60
FCB1 20F0
                                CLH2
                        BRA
FCB3 964E
                CLR3
                        LIA A
                                4 EH
FCB5 C60F
                        LLA B
                                #@FH
FCB7 11
                        CBA
                                        TEST IF CALIBRATED
FCB8 2604
                                        FIF YES.
                        ENE
                                CLR1
FCBA 2643
                        LIA A
                                #43H
                                        TUSH ON CALLE & CLR LED
FCBC 2002
                       BRA
                                DISP
                                        HE NO.
FCEE 8513
                CLSI
                       LIA A
                                #13H
                                        TURN ON CLR LED
FCC0 B71346
                DISP
                        STA A
                                PAL
FCC3 9742
                        STA A
                                428
FCC5 B71345
                        STA A
                                1345H ; TURN OFF TIMER NMI
FCC8 39
                       RTS
```



```
; PUTS CARRY BIT IN A
FFA3 19
          DAA
     DECR DEX STX BGE
FFA4 A73E
FFA6 69
          STA A SEH, X
IEX
FFIB 09
FFIC 2619
FFDE 39
  2619
26 RTS
1340 PAE EQU 1340H
END
          BNE
```



FABO CEO1F4	> IRCRES LDX	0FAB0H #500	
FAB3 01 FAB4 09	WAIT NOP IEX		•
FAB5 26FC	BNE	WAIT #CF3H	; DEFOUNCE KEYBOARD
FAB7 86F3 FAB9 B71340	LIA A STA A	DAG	; RESET IRQ FLIP-FLOP
FABC 9642 FABE B71340	LIA A Sta A	42H PAD	; RESTORE LED CUTPUT
FAC1 B61342 FAC4 841E	LIA A AND A	PEI #15H	;INPUT KEYBOARD ENTRY ;MASK OFF KEY FITS
FAC6 44 FAC7 9746	LSR A STA A	46H	
FAC9 9646	LDA A	46H	*IP NOW CMOD OD 7770
FACE 810F	PEQ CMP A	TAKIN #CFH	; IF NOT STOP OR ZERO ; COMMANDS, RETURN TO
FACF 2702 FAC1 2021	BEQ ERA	TAKIN BACK	; PROGRAM
FAD3 9642 FAL5 8163	TAKIN LDA A	42E #63H	; IS TEST LEL ON?
FAD7 2607 FAI9 8653	BNE	TAK	·
FALB E71340	LIA A STA A	#53H PAL	; IF YES, TURN OFF
FADE 9742 FAEØ 32	STA A TAK PUL A	42H	; IF STOP OR ZERO KEY
FAE1 32 FAE2 32	PUL A PUL A		; WAS PRESSED, RETURN ; TO KEYIN ONLY
FAE3 32 FAE4 32	PUL A PUL A		,
FAE5 32	PUL A		
FAE6 32 FAE7 8665	PUL A LIA A	#65H	
FAE9 36 FAEA 86FB	PSH A LDA A	#CFBH	
FAEC 36 FAEC 8600	PSH A LDA A	#66	
FAEF 36	PSH A	# C D	
FAF0 36 FAF1 36	PSH A		
FAF2 36 FAF3 36	PSH A PSH A		
FAF4 3B 1340	BACK RTI PAD EQU	1340H	
FF70 1342	HEXBCD EQU	0FF70a 1342ä	
FC68	> ORG	ØFC68H	
FC68 86F8 FC6A B7134D	NMIRES LIA A	#248 134 L H	;LOAL TIMER FOR 2 MSEC
FC6D 9642 FC6F 8A08	LIA A ORA A	42H #8	
FC71 B71340 FC74 CE000F	STA A LLX	PAD #15	; ENABLE RAM REFRESH
FC77 09	WAIT DEX		;WAIT FOR RAM REFRESH
FC78 26FL FC7A 9642	BNE LIA A	WAIT 42E	TARL FOR RAW REFRESE
FC7C 54F7 FC7E B71340	AND A STA A	#EF7H PAD	;STOP RAM REFRESH
FC81 9649 FC83 8007	L DA A SUB A	49H #7	; WHAT MODE WAS SELECTED ; BY KEYBOARD?
FC35 2E03 FC87 BUFI00	PGT JSR	BACK ADC12	;GO TO A/D IF REQUIRED
FCBA 3E	BACK RTI		130 IO NAD II REGULARE
1340 FDC0	ADC12 EQU	1240H 07100H	
	END		



```
ORG OFA40H
LLA A #00 ; CISPIAY TEMP IN TEG C
STA A 01H
                                           FA40
          FA40 8600
         FA42 9701
                                                                                                                                                                STA A 01H
STA A 0EH ;SET UP FOR DIVISIO
STA A 0AH
LDA A #5BH
SUB A 1FH
STA A 0CH ;CHANGE SIGN OF ADC
LDA A #67
SBC A 23H
STA A 0EH
LDA A #31
STA A 0FH :31 TO LIVISOR
                                                                                                                                                                                                                                                                                                 ;SET UP FOR LIVISION
        FA44 970E
FA46 970A
         FA48 8653
        FA4A SØ1F
    FA56 9707 STA A 0EH GENERAL STA A 0EH LIA A #31
FA58 CE0002 LDX #62
FA5B CE0002 LDX #62
FA5B CE0002 AIL A 0CH GUAIRUPLE OUTPUT
FA5L SH0C AIL A 0CH GUAIRUPLE OUTPUT
FA5L SH0C STA A 0CH FA61 CE0B LDA A 0BH FA63 SS0B AEC FA67 CCC
       FA4C 970C
FA4E 8607
 FASE 500C QUAL LIA A 03H ;QUALNOPLE OUTPUT
FASE 570C ATT A 05H
FASE 570C ATT A 05H
FASE 570C ADC A 08H
FASE 570C ADC A 08H
FASE 570B ADC A 08H
FAS
      FASE 9500
FASE 9700
FASE 9700
FA61 9605
FA63 9905
FA65 9705
FA67 960A
FA1E 9623
FA1E 9621
FA1F 9621
FA21 9720
FA23 964A
FA25 9727
FA27 964F
FA29 9722
FA28 EVELOT
   FA27 964F
FA29 970E
STA A SEH ; CALIB TO LIVISOR (MED)
FA2E EUFL64
JSR DVID ; EIVILE FROLUCT FY 10 N.
FA2E 960C
LTA A SCE ; LISPLAY PEAK THRUST
FA30 974U
STA A 48E ; FMAX (LC) TO HEXBOD
FA32 960E
LTA A SEH
FA34 9741
STA A 41H
FA35 FIFF70
JSR HEXECL
FA39 78F65
JMP KEYIN
FIE4 DVID EQU SFLOTA
```



```
FL84
                         ORG
                                 ØFI84H
               DVID
                                 #25
FD84 CE0019
                        LIX
FL87 9600
                         LIA A
                                 #60
FL89 9707
                                          CLEAR UPPER DIVIVICEND
                         STA A
                                 Ø7
FD8B 9708
                         STA A
                                 Ø8
FIBE 9709
                         STA A
                                 63
FDEF 9609
FD91 9712
                                          ; SUBTRACT LIVISOR FROM
                 UNSDV1 LDA A
                                 69
                         STA A
                                          ;UPPER CIVICEND
                                 12H
F193 SeeF
                        SUB A
                                 ETS
                        STA A
FD95 5709
                                 36
FD97 9608
                        L DA A
                                 685
                        STA A
FD99 9711
                                 118
FL9E 920E
                        SEC A
                                 ØEH
FI91 9708
                        STA A
                                 Ø8
FL9F 9607
                        LDA A
                                 67
FDA1 5710
                        STA A
                                 1ØH
                        SBC A
FLA3 920L
                                 EIS
                                 67 H
FDA5 9707
                        STA A
                                 UNSIVE ; BRANCH IF NO OVERFLOW
FDA7 240F
                        BCC
                                          ; CANCEL SUBTRACT IF OVERFLOW
FDA9 9610
                        LDA A
                                 1 & H
FLAB 9707
                        STA A
                                 Ø7
FDAD 9611
                                 114
                        L DA A
FDAF 9708
                        STA A
                                 68
FIB1 9612
                        LDA A
                                 128
FDB3 9709
                        STA A
                                 69
                                          ; FUT A Ø IN QUOTIENT
FLB5 @C
                        CLC
FIR6 2001
                                 EVIENU
                        BRA
                 UNSDV2 SEC
                                          FPUT A 1 IN QUOTIENT
FDB8 @D
FDB9 790200
FDBC 79000B
                 UNSIV3 ROL
                                 ØCH
                                 ØPH
                        ROL
FLEF 79000A
                        ROL
                                 ØAH
FDC2 750009
                        ROL
                                 09
FDC5 790008
                        ROL
                                 Ø٤
                                          FROTATE DIVILEND LEFT
FDC8 790007
                        ROL
                                 37
FICB 66
                        LEX
                                          :TEST COUNTER
FICC 25C1
                                 UNSIV1
                        ENE
FDCE 39
                        RTS
                         END
     FDCF
                         ORG
                                 ØFDCFH
FDCF 8600
                MULT
                         LDA A
                                 #00
PIL1 9700
                         STA A
                                 ØØ
FDD3 9701
                         STA A
                                 Ø 1
FDD5 CERR19
                 UNSMØ
                                 #25
                        LDX
                                         SET ITERATION COUNTER
FILS 0C
                        CLC
FDI9 760000
                 UNSM1
                                 00
                        ROR
FDDC 768881
                        ROR
                                 Ø1
FEEF 768002
                        ROR
                                 02
FDE2 7601:03
                                 03
                        ROR
                              . Ø4
FDE5 768684
                        ROR
FLES 69
                                          ; DECREMENT COUNTER
                        IEX
FDES FF19
                        STX
                                 198
                                 UNSM2
FIEB 2712
                        BFQ
                                          TEST COUNTER
FLED 24E/.
                        BCC
                                          BRANCE IF MULTIPLIER BIT IS &
                                 UNSM1
FIEF 9601
                        LIA A
                                 01
                                          ; ALL MULTIPLICAND IF
FDF1 &C
                        CLC
                                          MULTIPLIER BIT IS 1
FIF2 5566
                        A DC A
                                 06
                        STA A
FDF4 9761
                                 01
FIF6 9600
                        LIA A
                                 20
FIF8 9905
                        ADC A
                                 05
FDFA 9780
                        STA A
                                 00
FIFC 7EFIT9
                        JMP
                                 UNSM1
FDFF 39
                 UNSM2
                        RTS
                        END
```



```
FCI5
                                  @FCI5H
                         ORG
FCD5 3F
                 CALIB
                         SWI
                         JSR
                                  AVG8
                                           STORES ADC OUTPUT
FCI6 BIFC37
FCI9 9614
                                           FOR 10N INPUT
                         LTA A
                                  14H
FCIB S04C
                         SUB A
                                           ;SULTRACT CALIB ZERO REF (LO)
                                  4CH
FCED 974A
                         STA A
                                  4AH
                                           ; CALIBRATION (LO)
FCIP 9615
                         LIA A
                                  15H
FCE1 924D
                         SBC A
                                  41H
                                           ;SUETRACTS CALIB ZERO REF (BI)
FCE3 974E
                                           ; CALIERATION (EI)
                         STA A
                                  4FH
FCE5 9642
                         LIA A
                                  42H
FCE7 &1B3
                         CMP A
                                  #913H
                                           ; LIGHT UP CALIB LED
FCE9 2764
                         BEQ
                                  SET6
FCEB 8643
                 SET4
                                  #43H
                         LDA A
PCEL 2702
                                  PUTØ
                         BRA
FCEF 8663
                 SET6
                                  #63E
                         LIA A
FCF1 B71340
                 PUTØ
                         STA A
                                  PAL
FCF4 9742
                         STA A
                                  425
FCF6 860F
                         LIA A
                                  #CFH
PCF8 974E
                                  4 2 3
                         STA A
                                           ;SET CALIBRATION INDICATOR
FCFA B71345
                         STA A
                                  1345H
                                           ; DISABLE NMI
FCFL 7EFB65
                         JMP
                                  KEYIN
     FB31
                         ORG
                                  07B31ni
FB31 3F
                 CALSET
                         S'v I
FB32 BLFC37
                         JSR
                                  AVGE
                                           ;STCRES ADC OUTPUT
FB35 9614
                         L DA A
                                  14H
                                           FOR ZERO WEIGHT
PB37 9740
                         STA A
                                  4CH
                                           ;CALLE ZERO REF (LO)
FB39 9615
                         LIA A
                                  15H
FB3B 974D
                         STA A
                                  4DH
                                           ; CALIB ZERO REF (HI)
FB3D E71345
                         STA A
                                  1345H
                                           ; DISABLE NMI
FB40 7EFB65
                         JMP
                                  KEYIN
                 KEYIN
                         EQU
                                  ØF165H
     FF65
     FC37
                 AVGE
                         EQU
                                  ØFC378
     1340
                         EQU
                                  1340H
                 PAD
                         END
     FC00
                         ORG
                                  2FCQØH
                 VECTOR
FC00 7EFB65
                                  ØFE65H
                         JMP
                                          KEYIN
FC33 7EFE00
                                           ;OPER (NO TEMP)
                         JMP.
                                  @FE00H
PC06 7EFE00
                         J M.P
                                  ØFE00H
                                          ; OPER
FC09 7EFB31
                         JMP
                                  0FE31H
                                          CAISET
FCCC 7EFCE5
                         JMP
                                  ØFCL5H
                                          CALIE
FCOF 7EFBA0
                                          ; DDTHST
                         JMP
                                  @PBA@E
FC12 7EFBAC
                         JM.P
                                  ØFEACH
                                          FIRTEMP
                                          ; DT HST
FC15 7EFA00
                         JMP
                                  CFACOH.
FC18 7EFEC8
                         JM.P
                                  ØFFC3E
                                          ; LI P
FC1B 7EFF00
                         JMP
                                  @FRCOH
                                          ; DB'IIM
FC1E 7EFB24
                         JMP
                                  ØFE24H
                                          : ( DTV ·
FC21 7EFA40
                         JMP
                                  @FA40H
                                          ETEMP
FC24 7EF800
                         JMP
                                  839339
                                          (APCOR)
FC27 75F600
                         JMP
                                  0 F S C O H
                                          : LCSC)
FC2A 7EF524
                         JMP
                                  ØFB24H
                                          ; DDTIM
FCZI FLFC8B
                         JSR
                                  ØFC8BH
                                          ZERO
FC30 7EFE65
                         JMP
                                  @FE65H
     FFF8
                        OAG
                                  ØFFF88
FFF8 F450
                                           :IRC VECTOR
                         WORD
                                  OFABOH
FFFA FC68
                                  HS607S
                                           SWI VECTOR
                         WORD
FFFC FCG8
                         WORL
                                  @FCG3H
                                          ; NMI VECTOR
FFFE FB43
                        WCRD
                                  OFB43H
                                          STARTUP VECTOR
                         END
```



```
ORG
                                  ØFEC8H
     FEC8
                                           COMPUTES & DISPLAYS IMPULSE
FBC8 9632
                  DIMP
                                  32H
                         LDA. A
FECA SE32
                         ADD A
                                  321
                                            ; LOUBLE IMPULS
FBCC 976C
                         STA A
                                  3CH
                                  33%
FECE 9633
                         LDA A
FBL0 9933
                         ALC A
                                  331
FBD2 970B
                         STA A
                                  Ø38
PBI4 9634
                         LEA A
                                  349
FBI6 9934
                         A DC A
                                  34H
                         STA A
                                  EAS
                                           STORE IMPULS IN DIVIDEND
FBD8 972A
FBIA 964A
                         LIA A
                                  434
FBDC 970F
                         STA A
                                  OFH.
FBDE 9c4B
                         LDA A
                                  41.3
                                  CEE
FEEO S70E
                         STA A
                                           ;STORE CALIBRATION IN LIVISOR
                         LDA A
FBE2 8600
                                  #20
FEE4 9731
                         STA A
                                  31.i
                                           ; PERFORM DIVISION TO GET
FFE6 BLF184
                         JSR.
                                  IIVI
FBES SEOR
                         LIA A
                                  BHO
                                           ;UNITS OF .01 N-SEC
FBEB 9741
                         STA A
                                  415
FEEL 9600
                         LIA A
                                  MOH
                                           ; CONVERT QUOTIENT TO BCT
FEEF 9740
                         STA A
                                  4 C H
FBF1 BIFF70
                                  BEXBCD
                                           JAND DISPLAY
                         JSR
                                  493
FEF4 9849
                         LI4 A
FBF6 8002
                         SUB A
                                  #2
FEFS 2E23
                         EGT
                                  ECK
                                  TEST3
FBFA 7EFF17
                         JMP
FBFD 7EFE65
                 BCK
                         JMP
                                  KEYIN
              >
                                  HOOTIS
     FLOO
                         ORG
FB00 9637
                 TETIM
                         LIA A
                                  37H
                                           ; CONVERT BURN TIME
FB02 970C
                         STA A
                                  SCH
                                           ; INTERVAL COUNT
FB04 9638
                         LIA A
                                  383
FB06 970B
                         STA A
                                  3E3
                                           ; MOVE BURN TIME TO DIVIDEND
FB08 8605
                         LIA A
                 SETUP
                                  #05
FBOA STOF
                         STA A
                                  CFH
                                           ;DIVISOR=5
FB0C 5600
                                           CLEAR OTHER DIVISION EYTES
                         LIA A
                                  #66
FB0E 9701
                                  01H
                         STA A
FB10 970E
                         STA A
                                  SEE
FB12 970A
                         STA A
                                  CAH
                                  DVID
FB14 BIFI84
                         JSR
FB17 9680
                                  ØC5
                         LIA A
FB19 9742
                         STA A
                                  403
Fb11 9601
                         LIA A
                                  Edo
FB1L 9741
                         STA A
                                  413
FB1F BDFF70
                         JSR
                                  HEXECT
                                           ; LISPLAY TIME IN BUNDREDTES
FE22 200A
                         ERA
                                  COEK
                                           FOF A SECOND
                 LITIM
                                           ; CONVERT DELAY TIME
FB24 S63A
                         LIA A
                                  3AH
FB26 9700
                         STA A
                                  JJH
                                           ; INTERVAL COUNT
FB29 963B
                         LIA A
                                  3FH
FE2A S70E
                         STA A
                                  CFE.
                                           IMOVE DELAY TIME TO DIVIJEND
FB2C 20LA
                         BKA
                                  SETUP
FEZE 7EF165
                 COFK
                         JMP
                                  KFYIN
                                  CFF17H
     FF17
                         1.00
                 TEST3
     FF78
                 HEXBOD EQU
                                  VEF708
                                  effeeu
     FB65
                 KEYIN
                         EQU
                         EQU
     F184
                 LVIL
                                  OFDE4H
                         END
```



```
F828
                          ORG
                                   @F828H
                  NETTST
F828 9624
                                   24H
                          LEA A
                          SUB A
Y824 9614
                                   14H
F820 9717
                          STA A
                                   178
                                              ; NET THRUST LOW BYTE
F82E 84F0
                          ANL A
                                   #0 F0H
1836 5721
                          STA A
                                   218
                                              SUNPACKEL NET THRUST MED BYTE
F832 9625
                          LDA A
                                   25H
F634 9215
                                   15H
                          SEC A
                                             ; NET THRUST HIGH BYTE
¥83€ 9718
                          STA A
                                   16H
F639 8480
                          ANL A
                                   #80H
F834 8180
                          CMP A
                                   #60H
F830 2008
                          BNE
                                   NET
F63E 8600
                          LDA A
                                            ; MAKES NET THRUST ZERC
                                   #80
FE4€ 9717
                          STA A
                                   178
                                             ; IF NEGATIVE
7542 9718
                          STA A
                                   188
F844 9721
                          STA A
                                   21H
F646 C:3004
                  NET
                          LIX
                                   #04
1849 9617
                                   17H
                          LIA A
F848 It18
                          LDA B
                                   188
FE41 48
                  UNPCK
                          ASL A
:84E 58
                          ASL B
F84F 05
                          DEX
7850 LF19
                          STX
                                   19H
F852 2EF9
                          BGT
                                   UNPCK
                                            ;UNFACKED NET TERUST LOW BYTE
F854 9720
                  BACK
                          STA A
                                   20H
7856 1722
                                             ;UNPACKET NET THRUST HI BYTE
                          STA B
                                   22 H
7858 39
                          2T5
                          END
                                   CFFACH.
      FEAØ
                          ORG
FBAC SCI3
                  DITHST
                          LLA A
                                   #013h
                                            ; ENABLE THRUST COMPARATOR
FhA2 271342
                          STA A
                                   PAI
FBA5 9642
FBA7 E71340
                          LIA A
                                   42ii
                          STA A
                                   PAD
                          \mathbb{R}_{+}^{T,\Lambda}
FEAA 2884
                                   ATOI
FBAC 8603
FBAE F71340
                  TITEMP LIA A
                                   #k 03H
                                            ; ENABLE THERMOCOUPLE COMPARATOR
                          STA A
                                   PAL
FEE1 9642
                          LIA A
                                   428
FBB3 871340
                          STA A
                                   PAD
FEEG EDFDeg
                  1CTA
                                   ALC12
                          JSR
3EBS 9624
                          LEA A
                                   244
2233 9740
                          STA A
                                   465
                                            LOW ADD TO HEXBOD
FEEL 9625
                          LEA A
                                   1165
FEEF 9741
                          STA A
                                   41h
                                            HIGH ADC TO HEXBOD
FIC: BDFF70
                          JSR
                                   HEXECI
2EC4 7EF665
                          JYP
                                   KIYIN
                  HEXPOD EQU
     3370
                                   SEF76H
     ::65
                          EQU
                  REALA
                                   JF165A
      1:46
                          EÇIJ
                                   1348.1
                  PAI
     1128
                  ADC12
                          EQU
                                   SELCCH
                          END
```



## LIST OF REFERENCES

- 1. Ott, H.W., Noise Reduction Techniques in Electronic Systems, John Wiley, 1976.
- 2. Cook, N.H., and Rabinowicz, E., <u>Physical Measurement and Analysis</u>, pp. 125-134, Addison-Wesley, 1963.
- 3. Baumeister, I., and Marks, L., <u>Standard Handbook for Mechanical Engineers</u>, 7th ed., pp. 5-30-5-104, McGraw-Hill, 1967.
- 4. Wait, J.V., Huelsman, L.P., and Korn, G.A., <u>Introduction</u> to Operational Amplifier Theory and Applications, McGraw-Hill, 1975.
- 5. National Semiconductor Corp., <u>Linear Applications Hand-book</u>, vol. 1, 1977.
- 6. Analog Devices, Inc., <u>Data Acquisition Products Catalog</u>, 1978.
- 7. Millman, J., and Halkias, C.C., <u>Integrated Electronics</u>, pp. 549-553, McGraw-Hill, 1972.
- 8. Miller, J.T., The Instrument Manual, pp. 210-264, United Trade Press, 1971.
- 9. Weast, R.C., <u>Handbook of Chemistry and Physics</u>, 49th ed., pp. E103-E111, Chemical Rubber Co., 1968.
- 10. Analog Devices, Inc., Analog-Digital Conversion Handbook, 1972.
- 11. Intel Corporation, Component Data Catalog, 1978.
- 12. Peatman, J.B., Microcomputer-Based Design, McGraw-Hill, 1977.



## INITIAL DISTRIBUTION LIST

		No. Copies
1.	Defense Documentation Center Cameron Station Alexandria, Virginia 22314	2
2.	Library, Code 0142 Naval Postgraduate School Monterey, California 93940	2
3.	Department Chairman, Code 62 Department of Electrical Engineering Naval Postgraduate School Monterey, California 93940	1
4.	Assoc Professor M. L. Cotton, Code 62 Cc Department of Electrical Engineering Naval Postgraduate School Monterey, California 93940	1
5.	LT Arthur H. Barber III, USN 1408 N. Cascade Ave. Colorado Springs, Colorado 80907	1



Thesis B2165

Barber

c.1

Development of a microprocessor-based instrument for static testing small rocket engines.

104094

thesB2165 Development of a microprocessor-based in 3 2768 001 00689 3 DUDLEY KNOX LIBRARY